Cover Detail
Show a cover letter.
GET /api/covers/95565/?format=api
{ "id": 95565, "url": "http://patchwork.dpdk.org/api/covers/95565/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/cover/20210708152530.25835-1-shirik@nvidia.com/", "project": { "id": 1, "url": "http://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20210708152530.25835-1-shirik@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20210708152530.25835-1-shirik@nvidia.com", "date": "2021-07-08T15:25:15", "name": "[v6,00/15] drivers: introduce mlx5 crypto PMD", "submitter": { "id": 1894, "url": "http://patchwork.dpdk.org/api/people/1894/?format=api", "name": "Shiri Kuzin", "email": "shirik@nvidia.com" }, "mbox": "http://patchwork.dpdk.org/project/dpdk/cover/20210708152530.25835-1-shirik@nvidia.com/mbox/", "series": [ { "id": 17724, "url": "http://patchwork.dpdk.org/api/series/17724/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=17724", "date": "2021-07-08T15:25:15", "name": "drivers: introduce mlx5 crypto PMD", "version": 6, "mbox": "http://patchwork.dpdk.org/series/17724/mbox/" } ], "comments": "http://patchwork.dpdk.org/api/covers/95565/comments/", "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id DD866A0C48;\n\tThu, 8 Jul 2021 17:26:11 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 76AEC40696;\n\tThu, 8 Jul 2021 17:26:11 +0200 (CEST)", "from NAM12-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam12on2067.outbound.protection.outlook.com [40.107.243.67])\n by mails.dpdk.org (Postfix) with ESMTP id 811434014F\n for <dev@dpdk.org>; Thu, 8 Jul 2021 17:26:09 +0200 (CEST)", "from CO2PR04CA0188.namprd04.prod.outlook.com (2603:10b6:104:5::18)\n by MWHPR12MB1901.namprd12.prod.outlook.com (2603:10b6:300:113::23) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4308.22; Thu, 8 Jul\n 2021 15:26:06 +0000", "from CO1NAM11FT008.eop-nam11.prod.protection.outlook.com\n (2603:10b6:104:5:cafe::5e) by CO2PR04CA0188.outlook.office365.com\n (2603:10b6:104:5::18) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4308.20 via Frontend\n Transport; Thu, 8 Jul 2021 15:26:06 +0000", "from mail.nvidia.com (216.228.112.34) by\n CO1NAM11FT008.mail.protection.outlook.com (10.13.175.191) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4308.20 via Frontend Transport; Thu, 8 Jul 2021 15:26:06 +0000", "from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 8 Jul\n 2021 15:26:04 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=hqiEvySJwEfOTTo0LhPM72QedPnGKzPlStOmoc4qF5BklZ/GnkALSQSTdrSB82u29MmyaQz7uN68UsWdGY/wtv/ICmzooyktU3Imyy95I/SDU9g2kCPiXfyPvpHQSjPbSksBFUu1e8qH3HDUoRks8YysnSRj6c1k/dTc2aIEAesMZAfeY4UD8MZhMaFaleemQT6QWDk4tidsOD4KNDa/RE2Sp61cbEfCE4lVOVpG1x1QbCX6QCXUa878ZGE+7ymQkv72JiqOu84yQzSgpiHI6mXyWa1CMb1kmdoslyJk+4YyfQikTcSKsiuSAxc6+Y3EaL0LWN51jUKvLCQHP/DcIw==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=VGQck+lqNmNla6KLoDxmRw6FxGyjZng05ZJPG+fzNU0=;\n b=Ycz67YuNXQDbFV7xgM/4Fw5exdVdY1JSBpSuT4IDDw54bj/D/t+E1Wh5vuUEomii1uhMZVRJpQI2Lky1sGmDb3H4qUGwg2E1KFVXa3y3jksaYscFNOu5j6hgWj52R2wYRv+Ei23TC8yrqHPHkxToLFlfhVC81rYjkAjkjdmZS22W4UiFz283ffNtrOukyS2m9UqlzsFyyc4Rwrth3ZkRABUNFAUVI3cRA6CsVSunkM/B0T9t8e2+Whpi+znWytLHtvHUnLr4Bea4PuJb7WGc1vit4EbQJCOz6g5ATGo37GL4CXK2VoXfkf8AIn/l3QZ58UGIVXEc9ZFu1cIH3Uam1A==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=redhat.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=VGQck+lqNmNla6KLoDxmRw6FxGyjZng05ZJPG+fzNU0=;\n b=H/uQkjcDTyLHqBlrc60LedFvVVkJGUPZxQSRl6SsFgA9tEWqaIqUF23owCh9xAqDkrTxWhfZdbMv5N6pUX7zZ+hgShxa8oF4E6ShCw+wCApWmAN3PRgoH/fdOF9/OxzRP/PTqG8VTtHMRCsSGCqqM0nrlZwkznwMo6zw0de6oTKVLLGlM8aIzglwattblkNGi6gDw9CR9xyBlzip+3GRQa3EUaZRQMSCLVl5lunwWHzKZz2uEDCPkdOGpTQuls/J9QR1v25a4NXFTpkB7KDGDPqmBZ6I98ncWiNnGmrBS/6fv+BaAX7h2ChDzUPYMiCfwFbPnFaIWokLXdD5u6TUtQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; redhat.com; dkim=none (message not signed)\n header.d=none;redhat.com; dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;", "From": "Shiri Kuzin <shirik@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "<matan@nvidia.com>, <gakhil@marvell.com>, <suanmingm@nvidia.com>,\n <david.marchand@redhat.com>", "Date": "Thu, 8 Jul 2021 18:25:15 +0300", "Message-ID": "<20210708152530.25835-1-shirik@nvidia.com>", "X-Mailer": "git-send-email 2.27.0", "In-Reply-To": "<20210701132609.53727-1-shirik@nvidia.com>", "References": "<20210701132609.53727-1-shirik@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[172.20.187.6]", "X-ClientProxiedBy": "HQMAIL105.nvidia.com (172.20.187.12) To\n HQMAIL107.nvidia.com (172.20.187.13)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "7ee97a11-ea92-4fad-eb45-08d94224b4bb", "X-MS-TrafficTypeDiagnostic": "MWHPR12MB1901:", "X-Microsoft-Antispam-PRVS": "\n <MWHPR12MB1901B61E1F7030AE176D8EEBAA199@MWHPR12MB1901.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:1122;", "X-MS-Exchange-SenderADCheck": "1", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n 4vTHWbMhLQNM0A3BfWzNt7q/pfWuqTrYSIRpWD5s94jCmDMiO58IlpsIa4ZjYJW3s8Ppmz6jlRLr3CaCOmTHCzkhkXxD0Rp69DgjkQFZvhOlgXckBVp7XK3/HJain8WfRETqqZO1jYe5rVLzGQEPLhqacZOwHFxKROnlvoWqDWsmHB0fh+GBc1MzJ8vYYWHcuD0R6+AAhZUM2dQM97Tg4sHGrMFkcsxG3Yyp1eB3HVDObRrN86Yn0Ymj4h/FQT2ixXit3SRPOjuZn3oMV6h5+iatpLsWE6ieAKvFcGkF+b26tXjznTaIkwk9DOiPiKAy+iaSDTjK7k8qha4ZnscLnQ0WjRsdlMgvWYRsRMtBSziuqL5b92o8wf0sIJ4XHepELzSXi7hN1AqT1CMsQGhtCOZ+bY9x+OTmrbsCmCe4zvcl+Yi7E6pCbUcEclb7HrPTLvwWqJwXjsDHQ/PfHlLdcqdzOLe6MV6LUDBN99xDtxshvwmzKK7fD3LH5h4VHAsO7U2iq715zmNEZInC1brlDDO+PJGElBcJK3CcVi/j613viss/j7lTjAeT5/5Hb6AHzFYDlDIf1An7cEe1IzLzk9RYQYeLJ2I7MTZgF8d1jtlS0wtpdJwpZUhFVMZDKP0UbMfxz3w1AciuXo0Je8LiLYHDkIqnxWybOHxt4VaDb0NNEegk7L10t0rNCqxnxLHTueQ/ajDmyj3I3el6+ccBwQ==", "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(136003)(346002)(396003)(376002)(39860400002)(46966006)(36840700001)(8676002)(54906003)(4326008)(36860700001)(26005)(356005)(8936002)(6286002)(36906005)(47076005)(6666004)(86362001)(55016002)(316002)(5660300002)(6916009)(478600001)(82740400003)(36756003)(2906002)(2616005)(7636003)(426003)(83380400001)(16526019)(70206006)(1076003)(336012)(70586007)(186003)(7696005)(82310400003);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "08 Jul 2021 15:26:06.7106 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 7ee97a11-ea92-4fad-eb45-08d94224b4bb", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n CO1NAM11FT008.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "MWHPR12MB1901", "Subject": "[dpdk-dev] [PATCH v6 00/15] drivers: introduce mlx5 crypto PMD", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Add a new PMD for Nvidia devices- crypto PMD.\nThe crypto PMD will be supported on Nvidia ConnectX6.\nThe crypto PMD will add the support of encryption and decryption using\nthe AES-XTS symmetric algorithm.\nThe crypto PMD requires rdma-core and uses mlx5 DevX.\n\nv2:\nAdd data-path part.\n\nv3:\nRebase.\n\nv4:\n- Rebase + Address the following Akhil comments:\n- Set HW feature flag in the capability patch.\n- Fix mp object release in session clear.\n- Some spelling and word missing in doc.\n- Squash data-unit adjustment to the session operations commit.\n- Wording: device argument -> devarg.\n\nv5: \n- Add mlx5 crypto tests into test library.\n- Update documentation according to Akhil comments.\n- Fix memory region management.\n- Fix multi segment case in data-path code.\n- Split documentation to the correct commits according to Akhil comments.\n- Rebase to new version.\n- Change license to Nvidia license.\n\nv6:\n- Rebase to new version.\n- Address David's comment and update log accordingly. \n- Update testing app commits as suggested by Akhil.\n\n\n\nShiri Kuzin (10):\n drivers: introduce mlx5 crypto PMD\n crypto/mlx5: add DEK object management\n crypto/mlx5: add session operations\n crypto/mlx5: add basic operations\n crypto/mlx5: add queue pairs operations\n crypto/mlx5: add dev stop and start operations\n crypto/mlx5: add memory region management\n crypto/mlx5: create login object using DevX\n test/crypto: add mlx5 crypto driver\n test/crypto: add data-unit and wrapped vectors\n\nSuanming Mou (5):\n crypto/mlx5: add keytag devarg\n crypto/mlx5: add maximum segments devarg\n crypto/mlx5: add WQE set initialization\n crypto/mlx5: add enqueue and dequeue operations\n crypto/mlx5: add statistic get and reset operations\n\n MAINTAINERS | 4 +\n app/test/test_cryptodev.c | 7 +\n app/test/test_cryptodev.h | 3 +-\n app/test/test_cryptodev_aes_test_vectors.h | 1340 ++++++++++++++++++++\n app/test/test_cryptodev_blockcipher.c | 10 +-\n app/test/test_cryptodev_blockcipher.h | 2 +\n doc/guides/cryptodevs/features/mlx5.ini | 37 +\n doc/guides/cryptodevs/index.rst | 1 +\n doc/guides/cryptodevs/mlx5.rst | 153 +++\n doc/guides/rel_notes/release_21_08.rst | 5 +\n drivers/common/mlx5/mlx5_common.h | 1 +\n drivers/common/mlx5/mlx5_common_pci.c | 14 +\n drivers/common/mlx5/mlx5_common_pci.h | 21 +-\n drivers/crypto/meson.build | 1 +\n drivers/crypto/mlx5/meson.build | 27 +\n drivers/crypto/mlx5/mlx5_crypto.c | 1177 +++++++++++++++++\n drivers/crypto/mlx5/mlx5_crypto.h | 91 ++\n drivers/crypto/mlx5/mlx5_crypto_dek.c | 136 ++\n drivers/crypto/mlx5/mlx5_crypto_utils.h | 19 +\n drivers/crypto/mlx5/version.map | 3 +\n 20 files changed, 3040 insertions(+), 12 deletions(-)\n create mode 100644 doc/guides/cryptodevs/features/mlx5.ini\n create mode 100644 doc/guides/cryptodevs/mlx5.rst\n create mode 100644 drivers/crypto/mlx5/meson.build\n create mode 100644 drivers/crypto/mlx5/mlx5_crypto.c\n create mode 100644 drivers/crypto/mlx5/mlx5_crypto.h\n create mode 100644 drivers/crypto/mlx5/mlx5_crypto_dek.c\n create mode 100644 drivers/crypto/mlx5/mlx5_crypto_utils.h\n create mode 100644 drivers/crypto/mlx5/version.map" }