get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/105692/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 105692,
    "url": "http://patchwork.dpdk.org/api/patches/105692/?format=api",
    "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20220108002003.21153-3-eagostini@nvidia.com/",
    "project": {
        "id": 1,
        "url": "http://patchwork.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20220108002003.21153-3-eagostini@nvidia.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20220108002003.21153-3-eagostini@nvidia.com",
    "date": "2022-01-08T00:20:03",
    "name": "[v2,3/3] gpu/cuda: mem alloc aligned memory",
    "commit_ref": null,
    "pull_url": null,
    "state": "accepted",
    "archived": true,
    "hash": "c539189f1fd53a75fecdb2e1f7e7b5efed85e896",
    "submitter": {
        "id": 1571,
        "url": "http://patchwork.dpdk.org/api/people/1571/?format=api",
        "name": "Elena Agostini",
        "email": "eagostini@nvidia.com"
    },
    "delegate": {
        "id": 1,
        "url": "http://patchwork.dpdk.org/api/users/1/?format=api",
        "username": "tmonjalo",
        "first_name": "Thomas",
        "last_name": "Monjalon",
        "email": "thomas@monjalon.net"
    },
    "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20220108002003.21153-3-eagostini@nvidia.com/mbox/",
    "series": [
        {
            "id": 21096,
            "url": "http://patchwork.dpdk.org/api/series/21096/?format=api",
            "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=21096",
            "date": "2022-01-08T00:20:01",
            "name": "[v2,1/3] gpudev: mem alloc aligned memory",
            "version": 2,
            "mbox": "http://patchwork.dpdk.org/series/21096/mbox/"
        }
    ],
    "comments": "http://patchwork.dpdk.org/api/patches/105692/comments/",
    "check": "success",
    "checks": "http://patchwork.dpdk.org/api/patches/105692/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id C0B52A04A6;\n\tFri,  7 Jan 2022 17:10:32 +0100 (CET)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 9FE3641141;\n\tFri,  7 Jan 2022 17:10:21 +0100 (CET)",
            "from NAM11-CO1-obe.outbound.protection.outlook.com\n (mail-co1nam11on2052.outbound.protection.outlook.com [40.107.220.52])\n by mails.dpdk.org (Postfix) with ESMTP id 5196F40042\n for <dev@dpdk.org>; Fri,  7 Jan 2022 17:10:19 +0100 (CET)",
            "from CO2PR04CA0153.namprd04.prod.outlook.com (2603:10b6:104::31) by\n CH2PR12MB3894.namprd12.prod.outlook.com (2603:10b6:610:2b::28) with\n Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.4867.7; Fri, 7 Jan 2022 16:10:16 +0000",
            "from CO1NAM11FT042.eop-nam11.prod.protection.outlook.com\n (2603:10b6:104:0:cafe::7d) by CO2PR04CA0153.outlook.office365.com\n (2603:10b6:104::31) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4867.9 via Frontend\n Transport; Fri, 7 Jan 2022 16:10:16 +0000",
            "from mail.nvidia.com (12.22.5.235) by\n CO1NAM11FT042.mail.protection.outlook.com (10.13.174.250) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4867.7 via Frontend Transport; Fri, 7 Jan 2022 16:10:16 +0000",
            "from rnnvmail201.nvidia.com (10.129.68.8) by DRHQMAIL107.nvidia.com\n (10.27.9.16) with Microsoft SMTP Server (TLS) id 15.0.1497.18;\n Fri, 7 Jan 2022 16:10:15 +0000",
            "from nvidia.com (172.20.187.5) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.2.986.9; Fri, 7 Jan 2022\n 08:10:15 -0800"
        ],
        "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=Zx+prNlZicwU9LUPw8D3MyOhbgljYD59F0sCEmMtoMvMZ4xNZh3+fHFKWA3mnDgTJ9WcizQrCPFd9E3bunVXzy3upqXUts4ogTM/D0ettIZ12Tprkvz71J22JBeZBNwJhcLMO52NdtBchDcbBilY9ZYTBf0skN28oT0Z0qOJGHYo+GUqEWQFThwIoX9uVAAGWD6HdgSzGQvcV5gO6/zNywoFaLBdPons8t8NqKCETGBKrJwLdcreyYtmhlr4D9BzxoipVKPKVDLr4lYeULURj8Sryfqq0G6FOiKgyzC29l1x+9hDkwDoKnd/yhd9T04lpqgMNiS/TbDQpexmItx+pw==",
        "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=a03DfUynRhyTyJpArg5xa6hs1G1OEEhemAVjGSwUFxI=;\n b=oEHw6V356nP6hItql7u0oiB6NfnDiS8+EtpjIt4G2UyHCYJ7n2X10e7MLC9v2AcNAw7pSId0d1cMrAz+mJUhQFlZxwJRtD1GjwSurOd/K/TDwSAdT8WxR87QHDm9el3pDeJlFSnGxYrt8yktqNQ1AiIQOnkqi9QGKV3bw9GJa7kOIlMr7zR6n/X3RzEEWQD0glRGh9uiJyRYy+YbGzfpJPL+0w1RhM1MgVZQTvfLbMyKZIW6OWX88FAeSKSlOL7Sjuhj1UOniF3aGBD/WwSK1FVCatzwNxvpKIs+BK9kyNCaiAfgZ9hp7wEE3mxohc1v/mISWN6mdOkgwYAsJuuadQ==",
        "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 12.22.5.235) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass\n (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none\n (message not signed); arc=none",
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=a03DfUynRhyTyJpArg5xa6hs1G1OEEhemAVjGSwUFxI=;\n b=F1sTRMhYIuCvilqKyrqxPVBK10mSg+09cnsgaiBbAAJnvnWQSrRG+TdZAlAy8gHaqnpivPSluxcad7J2bir1zzqNxC8UgOVRG2Ho8haAIQ9bizDs0aAzUI5U6FnuK2bCR6hd1ThgEJ5HwmZA3e3sPhce21eqobRhk7LecqzKQr5e3SPGyQJ5cQ/oB/hDpj4FSm7Jmk4BXxHcMkAnQrKAk1FRn2jBcN0kbnjDUPP3kl8VnZtm+wXrUg6OUBScZ7bgMucx4/+NNS0dLybWDYQlJSrEkm0a93YeotQ1Jq5eNtegCcUqIq0rWPqyMWvJfKcTbh1NZB3kavxAehaI5Zsdhw==",
        "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 12.22.5.235)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;",
        "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 12.22.5.235 as permitted sender) receiver=protection.outlook.com;\n client-ip=12.22.5.235; helo=mail.nvidia.com;",
        "From": "<eagostini@nvidia.com>",
        "To": "<dev@dpdk.org>",
        "CC": "Elena Agostini <eagostini@nvidia.com>",
        "Subject": "[PATCH v2 3/3] gpu/cuda: mem alloc aligned memory",
        "Date": "Sat, 8 Jan 2022 00:20:03 +0000",
        "Message-ID": "<20220108002003.21153-3-eagostini@nvidia.com>",
        "X-Mailer": "git-send-email 2.17.1",
        "In-Reply-To": "<20220108002003.21153-1-eagostini@nvidia.com>",
        "References": "<20220104014721.1799-1-eagostini@nvidia.com>\n <20220108002003.21153-1-eagostini@nvidia.com>",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain",
        "X-Originating-IP": "[172.20.187.5]",
        "X-ClientProxiedBy": "HQMAIL111.nvidia.com (172.20.187.18) To\n rnnvmail201.nvidia.com (10.129.68.8)",
        "X-EOPAttributedMessage": "0",
        "X-MS-PublicTrafficType": "Email",
        "X-MS-Office365-Filtering-Correlation-Id": "0d1e7347-2582-494d-2716-08d9d1f831a4",
        "X-MS-TrafficTypeDiagnostic": "CH2PR12MB3894:EE_",
        "X-Microsoft-Antispam-PRVS": "\n <CH2PR12MB3894E0ECEB7E1F368D4728EDCD4D9@CH2PR12MB3894.namprd12.prod.outlook.com>",
        "X-MS-Oob-TLC-OOBClassifiers": "OLM:428;",
        "X-MS-Exchange-SenderADCheck": "1",
        "X-MS-Exchange-AntiSpam-Relay": "0",
        "X-Microsoft-Antispam": "BCL:0;",
        "X-Microsoft-Antispam-Message-Info": "\n jvsbYtzHHnwtcdRQP4Pb5uSnZ63OZ0uyo8gx6zfAaB2VbaUdPGR7zL4HsebVaHw8s+ic6dSiVvbbty/QN/s9JKLduRw1mbXH9FyrMRXpZNFVyHOl8glla6RxyZhF5agvCA8x5FK39MInK3haAIO1agokWn2y0ddY02Jvi17tZJWriOjBnW6RBWnEsnq71NObj2+zz9aLDfK1SETC5QqYWhmu33IsVKlg/v7xyKqYhKYujlfJULkd0FoKsTui7uToMh6T75LuJ6t5JnNQV0PdgRpnXSYtbQRdh1aZBA43PVZQ/JkCGP7b8I9cTdkkB3Jb7X3prf7Wi6UgQJF7I8ohkGtN96Zkh0EK0pKZeQOjgcf1WUL88pM9Cq05bvmI37Gvz9of7yUsQQfxxR1yEy+oLMcmgjAW08WSN5f4VO6jZIVqOAofiBezA0k9jl1YSg+D2AT56J2mI4TTPR9OgRumnzCPsB1PGh3jWp5r/EQQII+ubtrz2nJP1NgHrBXyXAAgPqwweqJSj6cXBao4GXe/u1bnWocFN/PUJWLLAEkQoq5WnUQXI0af7AOh7tDWKSaeKCUUEyWIOWXzc7i98Y4qUvk9gHDYkzmYWkzPpjna7XmEu5eIj94GvY96oYgTaCRSqSqiWVbL4ATJy8TW1sYfseDUQ22XPCCOrdNz83zo7N1XbkByQdiX6xL7zN4iDx4RQSf1xd2Dla2oMAihDShhFhAnWk+7UZw+un41GG/82MkR3Z3KlJyW21BoaBh/1PgR8zQIu6IvhOKPXDqzwLAo5uauoAzOWieOLVS0zQkLuts=",
        "X-Forefront-Antispam-Report": "CIP:12.22.5.235; CTRY:US; LANG:en; SCL:1; SRV:;\n IPV:CAL; SFV:NSPM; H:mail.nvidia.com; PTR:InfoNoRecords; CAT:NONE;\n SFS:(4636009)(46966006)(36840700001)(40470700002)(36756003)(2906002)(1076003)(7696005)(86362001)(508600001)(36860700001)(186003)(26005)(336012)(47076005)(2616005)(426003)(8676002)(8936002)(5660300002)(16526019)(83380400001)(356005)(6916009)(81166007)(55016003)(82310400004)(6666004)(6286002)(40460700001)(2876002)(4326008)(70586007)(70206006)(107886003)(316002)(36900700001);\n DIR:OUT; SFP:1101;",
        "X-OriginatorOrg": "Nvidia.com",
        "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "07 Jan 2022 16:10:16.3322 (UTC)",
        "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 0d1e7347-2582-494d-2716-08d9d1f831a4",
        "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a",
        "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[12.22.5.235];\n Helo=[mail.nvidia.com]",
        "X-MS-Exchange-CrossTenant-AuthSource": "\n CO1NAM11FT042.eop-nam11.prod.protection.outlook.com",
        "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous",
        "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem",
        "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CH2PR12MB3894",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "From: Elena Agostini <eagostini@nvidia.com>\n\nImplement aligned GPU memory allocation in GPU CUDA driver.\n\nChangelog:\n- cuda_mem_alloc parameters order\n\nSigned-off-by: Elena Agostini <eagostini@nvidia.com>\n---\n drivers/gpu/cuda/cuda.c | 21 ++++++++++++++++-----\n 1 file changed, 16 insertions(+), 5 deletions(-)",
    "diff": "diff --git a/drivers/gpu/cuda/cuda.c b/drivers/gpu/cuda/cuda.c\nindex 882df08e56..dc8d3d3b5a 100644\n--- a/drivers/gpu/cuda/cuda.c\n+++ b/drivers/gpu/cuda/cuda.c\n@@ -139,8 +139,10 @@ typedef uintptr_t cuda_ptr_key;\n /* Single entry of the memory list */\n struct mem_entry {\n \tCUdeviceptr ptr_d;\n+\tCUdeviceptr ptr_orig_d;\n \tvoid *ptr_h;\n \tsize_t size;\n+\tsize_t size_orig;\n \tstruct rte_gpu *dev;\n \tCUcontext ctx;\n \tcuda_ptr_key pkey;\n@@ -569,7 +571,7 @@ cuda_dev_info_get(struct rte_gpu *dev, struct rte_gpu_info *info)\n  */\n \n static int\n-cuda_mem_alloc(struct rte_gpu *dev, size_t size, void **ptr)\n+cuda_mem_alloc(struct rte_gpu *dev, size_t size, unsigned int align, void **ptr)\n {\n \tCUresult res;\n \tconst char *err_string;\n@@ -610,8 +612,10 @@ cuda_mem_alloc(struct rte_gpu *dev, size_t size, void **ptr)\n \n \t/* Allocate memory */\n \tmem_alloc_list_tail->size = size;\n-\tres = pfn_cuMemAlloc(&(mem_alloc_list_tail->ptr_d),\n-\t\t\tmem_alloc_list_tail->size);\n+\tmem_alloc_list_tail->size_orig = size + align;\n+\n+\tres = pfn_cuMemAlloc(&(mem_alloc_list_tail->ptr_orig_d),\n+\t\t\tmem_alloc_list_tail->size_orig);\n \tif (res != 0) {\n \t\tpfn_cuGetErrorString(res, &(err_string));\n \t\trte_cuda_log(ERR, \"cuCtxSetCurrent current failed with %s\",\n@@ -620,6 +624,13 @@ cuda_mem_alloc(struct rte_gpu *dev, size_t size, void **ptr)\n \t\treturn -rte_errno;\n \t}\n \n+\n+\t/* Align memory address */\n+\tmem_alloc_list_tail->ptr_d = mem_alloc_list_tail->ptr_orig_d;\n+\tif (align && ((uintptr_t)mem_alloc_list_tail->ptr_d) % align)\n+\t\tmem_alloc_list_tail->ptr_d += (align -\n+\t\t\t\t(((uintptr_t)mem_alloc_list_tail->ptr_d) % align));\n+\n \t/* GPUDirect RDMA attribute required */\n \tres = pfn_cuPointerSetAttribute(&flag,\n \t\t\tCU_POINTER_ATTRIBUTE_SYNC_MEMOPS,\n@@ -634,7 +645,6 @@ cuda_mem_alloc(struct rte_gpu *dev, size_t size, void **ptr)\n \n \tmem_alloc_list_tail->pkey = get_hash_from_ptr((void *)mem_alloc_list_tail->ptr_d);\n \tmem_alloc_list_tail->ptr_h = NULL;\n-\tmem_alloc_list_tail->size = size;\n \tmem_alloc_list_tail->dev = dev;\n \tmem_alloc_list_tail->ctx = (CUcontext)((uintptr_t)dev->mpshared->info.context);\n \tmem_alloc_list_tail->mtype = GPU_MEM;\n@@ -761,6 +771,7 @@ cuda_mem_register(struct rte_gpu *dev, size_t size, void *ptr)\n \tmem_alloc_list_tail->dev = dev;\n \tmem_alloc_list_tail->ctx = (CUcontext)((uintptr_t)dev->mpshared->info.context);\n \tmem_alloc_list_tail->mtype = CPU_REGISTERED;\n+\tmem_alloc_list_tail->ptr_orig_d = mem_alloc_list_tail->ptr_d;\n \n \t/* Restore original ctx as current ctx */\n \tres = pfn_cuCtxSetCurrent(current_ctx);\n@@ -796,7 +807,7 @@ cuda_mem_free(struct rte_gpu *dev, void *ptr)\n \t}\n \n \tif (mem_item->mtype == GPU_MEM) {\n-\t\tres = pfn_cuMemFree(mem_item->ptr_d);\n+\t\tres = pfn_cuMemFree(mem_item->ptr_orig_d);\n \t\tif (res != 0) {\n \t\t\tpfn_cuGetErrorString(res, &(err_string));\n \t\t\trte_cuda_log(ERR, \"cuMemFree current failed with %s\",\n",
    "prefixes": [
        "v2",
        "3/3"
    ]
}