Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/106630/?format=api
{ "id": 106630, "url": "http://patchwork.dpdk.org/api/patches/106630/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20220127153950.812953-11-michaelba@nvidia.com/", "project": { "id": 1, "url": "http://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20220127153950.812953-11-michaelba@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20220127153950.812953-11-michaelba@nvidia.com", "date": "2022-01-27T15:39:40", "name": "[10/20] common/mlx5: share VF checking function", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "281c769852bdb2a92e35d4cb8eb299cf760b03b2", "submitter": { "id": 1949, "url": "http://patchwork.dpdk.org/api/people/1949/?format=api", "name": "Michael Baum", "email": "michaelba@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patchwork.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20220127153950.812953-11-michaelba@nvidia.com/mbox/", "series": [ { "id": 21402, "url": "http://patchwork.dpdk.org/api/series/21402/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=21402", "date": "2022-01-27T15:39:30", "name": "mlx5: refactor devargs management", "version": 1, "mbox": "http://patchwork.dpdk.org/series/21402/mbox/" } ], "comments": "http://patchwork.dpdk.org/api/patches/106630/comments/", "check": "success", "checks": "http://patchwork.dpdk.org/api/patches/106630/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id BDA8FA04A6;\n\tThu, 27 Jan 2022 16:41:34 +0100 (CET)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 60EE8428BF;\n\tThu, 27 Jan 2022 16:40:23 +0100 (CET)", "from NAM12-BN8-obe.outbound.protection.outlook.com\n (mail-bn8nam12on2066.outbound.protection.outlook.com [40.107.237.66])\n by mails.dpdk.org (Postfix) with ESMTP id D8632428B4\n for <dev@dpdk.org>; Thu, 27 Jan 2022 16:40:20 +0100 (CET)", "from BN9PR03CA0844.namprd03.prod.outlook.com (2603:10b6:408:13d::9)\n by MN2PR12MB3664.namprd12.prod.outlook.com (2603:10b6:208:159::21)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4930.17; Thu, 27 Jan\n 2022 15:40:19 +0000", "from BN8NAM11FT046.eop-nam11.prod.protection.outlook.com\n (2603:10b6:408:13d:cafe::b5) by BN9PR03CA0844.outlook.office365.com\n (2603:10b6:408:13d::9) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4930.15 via Frontend\n Transport; Thu, 27 Jan 2022 15:40:19 +0000", "from mail.nvidia.com (12.22.5.234) by\n BN8NAM11FT046.mail.protection.outlook.com (10.13.177.127) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4930.15 via Frontend Transport; Thu, 27 Jan 2022 15:40:19 +0000", "from drhqmail201.nvidia.com (10.126.190.180) by\n DRHQMAIL101.nvidia.com (10.27.9.10) with Microsoft SMTP Server (TLS) id\n 15.0.1497.18; Thu, 27 Jan 2022 15:40:15 +0000", "from drhqmail202.nvidia.com (10.126.190.181) by\n drhqmail201.nvidia.com (10.126.190.180) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.9;\n Thu, 27 Jan 2022 07:40:14 -0800", "from nvidia.com (10.127.8.13) by mail.nvidia.com (10.126.190.181)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.9 via Frontend\n Transport; Thu, 27 Jan 2022 07:40:13 -0800" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=HoetH09qQrgqLXuKONycEcYm7/AqnFgfgE6VIzGZJjvZNyABhpOYzawKJoeQ0+x5QNwTuBe4Gjj1M1FjwZFCvYai0ZKOUk48IzNFtcyBYzVxyquFtVUb0oft9lWxr/6qDw/iE591q9J9IwAwxSmM8yIz34dgAEqWyQ1xzd1WcLjgsfAYKg2e5un1mZvozKOaxVBZENJFu6WJ32YrImr1bVBk8RnhnBW3xx+VgmlzxAcQAFF0RJ7dKOY1LTIUhzMF6pkXsEesXawsB7YFPFv8LJZW1i9fsVPgGw+a3Nuh6Om2kp0pyris6adH0kv6afLsQoI+KrJEepml35FtFGbSrQ==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=c2xl4GYYHQSURBYiPrtjhx5UKimCR2x++nCWTIcwrJE=;\n b=Cqc+mxXtCKYZj8gR4JIXolTxukSvyoqAGPIqxtxROL6azTKMm0kXeZA/GGwNvylnHa6L5C7MVVnx/inKzMjEJ3VLx1sfclR3CxiWz/bX7eLSWMv1DLgeluqUPZa5vDqoOQ7wHM2xeBBMHnC80GY5dVwRTdO3dJCxs/XOwq7sBRL6JTMMHZJBFIRq0N1qeS5T0i6m2UjqehRDYdlV5Hj/Pnw1FzS3yGclj7SwgYHR5Fkhio8jDyZia5q4Mg2PiHj7FNadITbzEoE5CdtqA7QGWPyGJRmgH2HFc54mvy10WuajBX43MrnIh+OH0INiEfgqzz6UqtpRMG8vQyFUfytfkA==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 12.22.5.234) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass\n (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none\n (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=c2xl4GYYHQSURBYiPrtjhx5UKimCR2x++nCWTIcwrJE=;\n b=fOTHczyycvl1/1sB94t7JSqVz7mgjsyydOUrytNitcC69WIv1kQaeBFdtwreRDWuAKVpzLP2OD01hYaV5DNqqPPgrwE0k/vFkjCJtvFZzB6QbUOhsG7ImQgQKVb8/6p2FMxa/AlXsExWBgEgN9fmUk2oPL2lcIY9Z8bmTCZPj6BY89rX0Ndm/p9xxNueOfB/MLAwVIKcj+d/6lKyx8jJWhEPFt2CXkL16xNekEvZmJ/ZJ3xsfsEOG7TXCkFXU/Id+mh+/z2o3hteYL+rSnY+9kLBFaY4K0+Gf0O1mNHGvCHpQl81lbF60yMmQ0qNYzhmnT5Cp9uRDQV135nZiaJyGQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 12.22.5.234)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 12.22.5.234 as permitted sender) receiver=protection.outlook.com;\n client-ip=12.22.5.234; helo=mail.nvidia.com;", "From": "Michael Baum <michaelba@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "Matan Azrad <matan@nvidia.com>, Raslan Darawsheh <rasland@nvidia.com>,\n Viacheslav Ovsiienko <viacheslavo@nvidia.com>", "Subject": "[PATCH 10/20] common/mlx5: share VF checking function", "Date": "Thu, 27 Jan 2022 17:39:40 +0200", "Message-ID": "<20220127153950.812953-11-michaelba@nvidia.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20220127153950.812953-1-michaelba@nvidia.com>", "References": "<20220127153950.812953-1-michaelba@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "70621bed-48c6-4a1e-7d18-08d9e1ab52b0", "X-MS-TrafficTypeDiagnostic": "MN2PR12MB3664:EE_", "X-Microsoft-Antispam-PRVS": "\n <MN2PR12MB3664B8701754026BC0B04DD7CC219@MN2PR12MB3664.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:6108;", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n Z2XwsUx61ZzM/DnB/NWnYp0uYyI8ucz98RehR+c3ba1gi86TvmPst8HFeZ51c4rlGtylnbbSdTxdCm7M5lOZfkl0ET+CHcSEKWWFEkYVUjL8O9uovqzw2a49wej3Uy7otdcZZzjBhX+fkkpzKEWh8/sJrh+b54mO/aJqZw0pSgpq7JE4YgaYziK7cc7IRsS7woAR7oHyt+3wkytndxcsmJ+uTyR7YtTARs8FXgabtnVzLDBiJoCIJWobqu/jqz/1lYmg76zOl1XkJ1xCmeVKYjjeM/nMnBtj7MV9a+XUQDDD+39NAqWxTzRKJhwUTD9MX8f2V75rCAZyRGqwV6Lo4aGqhqiQiA/AmoNwdapSK9b5ZmuPVwbptMy199/wZSrLB+l5riAqFmgJl1rDnodgmlLjlp6/y+q1Q+6QlVj2iUcQ/A4S6PJ0D+5WB1I7RCJfRLe6I9Wm03/OINSec0TD7OpXZ2SOEG1SiMGSuaM7nkpVnMjEkxKwttvwnPks1HvLXZCgN2XBl9GnooiVCtPZLdtrEIXpgtqOp52cYUt26+KD4Zw3kCvRKdxz973h0bkiBWSzE9Mj/dLW8p/CTSmML1s1ncsvefvC44yCYCEOi0JaRqkZj9nBHVL5vA3jXNmM4+0nWGYV+An6cC33ss4NhAqzQ0OvE+1gD/k33wvAodH2SPbnA/am7StlO3e5J1qxZF7wSqqh2ggJz1KUwODPMg==", "X-Forefront-Antispam-Report": "CIP:12.22.5.234; CTRY:US; LANG:en; SCL:1; SRV:;\n IPV:CAL; SFV:NSPM; H:mail.nvidia.com; PTR:InfoNoRecords; CAT:NONE;\n SFS:(13230001)(4636009)(40470700004)(36840700001)(46966006)(1076003)(6286002)(426003)(336012)(26005)(186003)(8676002)(2906002)(316002)(36756003)(356005)(70586007)(4326008)(81166007)(8936002)(70206006)(107886003)(5660300002)(508600001)(86362001)(6666004)(7696005)(55016003)(54906003)(40460700003)(6916009)(36860700001)(83380400001)(82310400004)(47076005)(2616005)(36900700001)(20210929001);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "27 Jan 2022 15:40:19.0716 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 70621bed-48c6-4a1e-7d18-08d9e1ab52b0", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[12.22.5.234];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BN8NAM11FT046.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "MN2PR12MB3664", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "The check if device is VF work for Linux as same as Windows.\nThis patch removes it to the function implemented in the folder shared\nbetween the operating systems, removing the duplication.\n\nSigned-off-by: Michael Baum <michaelba@nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\n---\n drivers/common/mlx5/mlx5_common.h | 15 +++++++++++++++\n drivers/common/mlx5/mlx5_common_pci.c | 18 ++++++++++++++++++\n drivers/common/mlx5/version.map | 1 +\n drivers/net/mlx5/linux/mlx5_os.c | 18 +-----------------\n drivers/net/mlx5/windows/mlx5_os.c | 16 +---------------\n 5 files changed, 36 insertions(+), 32 deletions(-)", "diff": "diff --git a/drivers/common/mlx5/mlx5_common.h b/drivers/common/mlx5/mlx5_common.h\nindex e8809844af..80f59c81fb 100644\n--- a/drivers/common/mlx5/mlx5_common.h\n+++ b/drivers/common/mlx5/mlx5_common.h\n@@ -8,6 +8,7 @@\n #include <stdio.h>\n \n #include <rte_pci.h>\n+#include <rte_bus_pci.h>\n #include <rte_debug.h>\n #include <rte_atomic.h>\n #include <rte_rwlock.h>\n@@ -487,6 +488,20 @@ __rte_internal\n bool\n mlx5_dev_is_pci(const struct rte_device *dev);\n \n+/**\n+ * Test PCI device is a VF device.\n+ *\n+ * @param pci_dev\n+ * Pointer to PCI device.\n+ *\n+ * @return\n+ * - True on PCI device is a VF device.\n+ * - False otherwise.\n+ */\n+__rte_internal\n+bool\n+mlx5_dev_is_vf_pci(struct rte_pci_device *pci_dev);\n+\n __rte_internal\n int\n mlx5_dev_mempool_subscribe(struct mlx5_common_device *cdev);\ndiff --git a/drivers/common/mlx5/mlx5_common_pci.c b/drivers/common/mlx5/mlx5_common_pci.c\nindex 8b38091d87..8fd2cb076c 100644\n--- a/drivers/common/mlx5/mlx5_common_pci.c\n+++ b/drivers/common/mlx5/mlx5_common_pci.c\n@@ -108,6 +108,24 @@ mlx5_dev_is_pci(const struct rte_device *dev)\n \treturn strcmp(dev->bus->name, \"pci\") == 0;\n }\n \n+bool\n+mlx5_dev_is_vf_pci(struct rte_pci_device *pci_dev)\n+{\n+\tswitch (pci_dev->id.device_id) {\n+\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX4VF:\n+\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX4LXVF:\n+\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX5VF:\n+\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX5EXVF:\n+\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX5BFVF:\n+\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX6VF:\n+\tcase PCI_DEVICE_ID_MELLANOX_CONNECTXVF:\n+\t\treturn true;\n+\tdefault:\n+\t\tbreak;\n+\t}\n+\treturn false;\n+}\n+\n bool\n mlx5_dev_pci_match(const struct mlx5_class_driver *drv,\n \t\t const struct rte_device *dev)\ndiff --git a/drivers/common/mlx5/version.map b/drivers/common/mlx5/version.map\nindex 462b7cea5e..59ab434631 100644\n--- a/drivers/common/mlx5/version.map\n+++ b/drivers/common/mlx5/version.map\n@@ -13,6 +13,7 @@ INTERNAL {\n \tmlx5_common_verbs_dereg_mr; # WINDOWS_NO_EXPORT\n \n \tmlx5_dev_is_pci;\n+\tmlx5_dev_is_vf_pci;\n \tmlx5_dev_mempool_unregister;\n \tmlx5_dev_mempool_subscribe;\n \ndiff --git a/drivers/net/mlx5/linux/mlx5_os.c b/drivers/net/mlx5/linux/mlx5_os.c\nindex e8e842a09e..2fb91fec06 100644\n--- a/drivers/net/mlx5/linux/mlx5_os.c\n+++ b/drivers/net/mlx5/linux/mlx5_os.c\n@@ -2100,7 +2100,6 @@ mlx5_os_pci_probe_pf(struct mlx5_common_device *cdev,\n \tstruct rte_pci_device *pci_dev = RTE_DEV_TO_PCI(cdev->dev);\n \tstruct mlx5_dev_spawn_data *list = NULL;\n \tstruct mlx5_dev_config dev_config;\n-\tunsigned int dev_config_vf;\n \tstruct rte_eth_devargs eth_da = *req_eth_da;\n \tstruct rte_pci_addr owner_pci = pci_dev->addr; /* Owner PF. */\n \tstruct mlx5_bond_info bond_info;\n@@ -2421,21 +2420,6 @@ mlx5_os_pci_probe_pf(struct mlx5_common_device *cdev,\n \t * (i.e. master first, then representors from lowest to highest ID).\n \t */\n \tqsort(list, ns, sizeof(*list), mlx5_dev_spawn_data_cmp);\n-\t/* Device specific configuration. */\n-\tswitch (pci_dev->id.device_id) {\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX4VF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX4LXVF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX5VF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX5EXVF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX5BFVF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX6VF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTXVF:\n-\t\tdev_config_vf = 1;\n-\t\tbreak;\n-\tdefault:\n-\t\tdev_config_vf = 0;\n-\t\tbreak;\n-\t}\n \tif (eth_da.type != RTE_ETH_REPRESENTOR_NONE) {\n \t\t/* Set devargs default values. */\n \t\tif (eth_da.nb_mh_controllers == 0) {\n@@ -2459,7 +2443,7 @@ mlx5_os_pci_probe_pf(struct mlx5_common_device *cdev,\n \n \t\t/* Default configuration. */\n \t\tmlx5_os_config_default(&dev_config, &cdev->config);\n-\t\tdev_config.vf = dev_config_vf;\n+\t\tdev_config.vf = mlx5_dev_is_vf_pci(pci_dev);\n \t\tlist[i].eth_dev = mlx5_dev_spawn(cdev->dev, &list[i],\n \t\t\t\t\t\t &dev_config, ð_da);\n \t\tif (!list[i].eth_dev) {\ndiff --git a/drivers/net/mlx5/windows/mlx5_os.c b/drivers/net/mlx5/windows/mlx5_os.c\nindex 31f0247be7..178e58b4d7 100644\n--- a/drivers/net/mlx5/windows/mlx5_os.c\n+++ b/drivers/net/mlx5/windows/mlx5_os.c\n@@ -926,6 +926,7 @@ mlx5_os_net_probe(struct mlx5_common_device *cdev)\n \t\t},\n \t\t.dv_flow_en = 1,\n \t\t.log_hp_size = MLX5_ARG_UNSET,\n+\t\t.vf = mlx5_dev_is_vf_pci(pci_dev),\n \t};\n \tint ret;\n \tuint32_t restore;\n@@ -940,21 +941,6 @@ mlx5_os_net_probe(struct mlx5_common_device *cdev)\n \t\t\tstrerror(rte_errno));\n \t\treturn -rte_errno;\n \t}\n-\t/* Device specific configuration. */\n-\tswitch (pci_dev->id.device_id) {\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX4VF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX4LXVF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX5VF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX5EXVF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX5BFVF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTX6VF:\n-\tcase PCI_DEVICE_ID_MELLANOX_CONNECTXVF:\n-\t\tdev_config.vf = 1;\n-\t\tbreak;\n-\tdefault:\n-\t\tdev_config.vf = 0;\n-\t\tbreak;\n-\t}\n \tspawn.eth_dev = mlx5_dev_spawn(cdev->dev, &spawn, &dev_config);\n \tif (!spawn.eth_dev)\n \t\treturn -rte_errno;\n", "prefixes": [ "10/20" ] }