Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/112773/?format=api
{ "id": 112773, "url": "http://patchwork.dpdk.org/api/patches/112773/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20220615144341.399152-2-spiked@nvidia.com/", "project": { "id": 1, "url": "http://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20220615144341.399152-2-spiked@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20220615144341.399152-2-spiked@nvidia.com", "date": "2022-06-15T14:43:36", "name": "[v9,1/6] net/mlx5: add LWM support for Rxq", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "25526add26c35ee5eb9c77ced2a320cef2d33d64", "submitter": { "id": 2637, "url": "http://patchwork.dpdk.org/api/people/2637/?format=api", "name": "Spike Du", "email": "spiked@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patchwork.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20220615144341.399152-2-spiked@nvidia.com/mbox/", "series": [ { "id": 23541, "url": "http://patchwork.dpdk.org/api/series/23541/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=23541", "date": "2022-06-15T14:43:36", "name": "introduce per-queue available descriptor threshold and host shaper", "version": 9, "mbox": "http://patchwork.dpdk.org/series/23541/mbox/" } ], "comments": "http://patchwork.dpdk.org/api/patches/112773/comments/", "check": "success", "checks": "http://patchwork.dpdk.org/api/patches/112773/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 6DDBBA0548;\n\tWed, 15 Jun 2022 16:44:06 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 0334440F1A;\n\tWed, 15 Jun 2022 16:44:06 +0200 (CEST)", "from NAM11-BN8-obe.outbound.protection.outlook.com\n (mail-bn8nam11on2089.outbound.protection.outlook.com [40.107.236.89])\n by mails.dpdk.org (Postfix) with ESMTP id B2AB140F19\n for <dev@dpdk.org>; Wed, 15 Jun 2022 16:44:04 +0200 (CEST)", "from BN6PR13CA0045.namprd13.prod.outlook.com (2603:10b6:404:13e::31)\n by BY5PR12MB4163.namprd12.prod.outlook.com (2603:10b6:a03:202::18)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5332.15; Wed, 15 Jun\n 2022 14:44:03 +0000", "from BN8NAM11FT008.eop-nam11.prod.protection.outlook.com\n (2603:10b6:404:13e:cafe::2c) by BN6PR13CA0045.outlook.office365.com\n (2603:10b6:404:13e::31) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5353.11 via Frontend\n Transport; Wed, 15 Jun 2022 14:44:03 +0000", "from mail.nvidia.com (12.22.5.235) by\n BN8NAM11FT008.mail.protection.outlook.com (10.13.177.95) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.5332.12 via Frontend Transport; Wed, 15 Jun 2022 14:44:02 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by DRHQMAIL107.nvidia.com\n (10.27.9.16) with Microsoft SMTP Server (TLS) id 15.0.1497.32;\n Wed, 15 Jun 2022 14:44:01 +0000", "from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 15 Jun\n 2022 07:43:58 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=n93rckKs0X1Pi7ARk52+YNn2WatgdKeRxIP/vP+IV+4BfMeChRTq7uGHCt1sr46rG9Aq1yFnDvfniKQg0BOFf6KoaoKw4V44PpDNlazC7acEIkiTsrn6nccfQGf0Pwh1lsjbq+F8tYBhCuNlB8E705DJdT6BlyWHf3ynKSwkSFLZQmQpNbgucpTohz6lT+cbQ0FIbhTVxWUKhpAKItdR1kWPFI8OVTG8EQhfdVHaTC4rCXemktb8HxRShVsMB2tc8YLyMnXOryVeBfXviaCfWa77eFUgHvAidQDzkvoWAk+IRJVFNnHpsbX/EW6PHv4RENaxra5wwIVtMClMk3bGeg==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=pg+675AZbOTwl+uP1L76mj0+hcvbGz+qkG/pSn7NMe8=;\n b=H7h4Sn87rR6Rlx+ZSvr5IixDCDATp1wCS0hfm/unMADZJ9MYSXyk+y0zoaxfRG/Ke6I7jDc4290lL7j+K3V92ozxpM9KLGdm6VUnZV7gZtOCOk7AIrLBXfD84P1tDP29LBRDMnpUy+IDp+VTJqLaWGcy76asOdd57zviVYMBZHVlkgGup2XVCi29pjpBq/uQBM+5w3M9d1/t+8BCocNWTtyMP4jvCjEZ8gDbDZ1MBDzjLwCuhGSfdfznj6Z3PCbtbh0FODMnL6+TErbM23jBorrQPWWK96+T/EU+Z61ucb2CTy7OZT+jD7+Kjg2P3q4q1so35Zi1brfWAIgML9CuBQ==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 12.22.5.235) smtp.rcpttodomain=smartsharesystems.com\n smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none\n header.from=nvidia.com; dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=pg+675AZbOTwl+uP1L76mj0+hcvbGz+qkG/pSn7NMe8=;\n b=RSrWqlY16QH5W+nTe+Hrfn5CoDd4lOpBpQTwp5Kqg+u4EnhudqgXIeWGYwM7TKcqsSR2c/IT58KxhGC158hgiXIeC9+r8sQNYgkn/7DgVRPVjotcrgPFEU/FGG33RQMhhbPLcDGreNQFgv5eS77v5iyHhbbQZlIqoqaLa6hd0jzpnyJhp00w2dUskVt3h0tyf0RkoAt32RqwB+6oX9gpeA4tZ3b1wCONaeIbtV90Zg12NhMbq4MyqcLtvs3unEcgBKDCbbUCFbASRAh9MUhqYeFJaGR9MLtRemGl0RqOHDf6UQa+5f7YMGPBDzCSuiU/Xb1c/8OUB8m35mgPqmvqrQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 12.22.5.235)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 12.22.5.235 as permitted sender) receiver=protection.outlook.com;\n client-ip=12.22.5.235; helo=mail.nvidia.com; pr=C", "From": "Spike Du <spiked@nvidia.com>", "To": "<matan@nvidia.com>, <viacheslavo@nvidia.com>, <orika@nvidia.com>,\n <thomas@monjalon.net>, Shahaf Shuler <shahafs@nvidia.com>", "CC": "<andrew.rybchenko@oktetlabs.ru>, <stephen@networkplumber.org>,\n <mb@smartsharesystems.com>, <dev@dpdk.org>, <rasland@nvidia.com>", "Subject": "[PATCH v9 1/6] net/mlx5: add LWM support for Rxq", "Date": "Wed, 15 Jun 2022 17:43:36 +0300", "Message-ID": "<20220615144341.399152-2-spiked@nvidia.com>", "X-Mailer": "git-send-email 2.27.0", "In-Reply-To": "<20220615144341.399152-1-spiked@nvidia.com>", "References": "<20220615125836.391771-2-spiked@nvidia.com>\n <20220615144341.399152-1-spiked@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.230.35]", "X-ClientProxiedBy": "rnnvmail202.nvidia.com (10.129.68.7) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "8db79228-7c54-4046-56b5-08da4edd7d7b", "X-MS-TrafficTypeDiagnostic": "BY5PR12MB4163:EE_", "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr", "X-Microsoft-Antispam-PRVS": "\n <BY5PR12MB4163C071F99B144E12577165A8AD9@BY5PR12MB4163.namprd12.prod.outlook.com>", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n j25BZBDIxq63rKowdHAAlBY8aiEirq8n7fTgFqc7UAezfJockQrw1QHXCnJV79nivlMRXDtXRSQU4YKj0nqsyf3hEnLdMfX6K9GBSd0dZmny9otUXncds+/9FRTUlsDAnX+QtVIXURQvCkLXvKRD3kWatx73ZnNeybck2H/pBDOoV4qAPXj+ayLegZQQ4SA8pvV8h1zTPhbjNy0v/DLM4UOxhEBzYo45zXK3yMdDQfYxof1uzeWw5wAIr5700dVd0n+AUWbR+rvhZRQ4NMPG3eZspckfhel93e8DGC3XBKZIeMQKn4nFm7uumlzDxpT9quUFjFXzfI/DtJGnlU5Gy5LxSrocB4VZYS0JcsWXr21IIMlUPA6r0BNXdpr9KmSUwHUr89pKkJMs7KvsDTxsRxX9FQu4Yv3A9531VCDvAqJWDXBaZeRYa8Oxn+DJ7749nxxV8rxAN2vyNLw4/iJC8s91zHMDGpFW0+zLQGTtT0/E0fWCvoAKD9+tG/L7o7bNnvJL6Gl2GglWG8mu/SsYKoNFfAid4mRoYdlbgzG5hMde5x4hn2aDbgEM3eRZei09NRctX1XGf76Wk7Hnty7/lA6TNE6nmhs/KfdYCBiwT3TAIDsfeOJTWbNR+LSHFDUKmkj366vlGv0ODFC7jVMX5Ub9XWbotXHSFOEh1RSswT8wsczp4jvP5drGdEsfBPMu50acN4nCDvwfphX/+F2F9A==", "X-Forefront-Antispam-Report": "CIP:12.22.5.235; CTRY:US; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:InfoNoRecords; CAT:NONE;\n SFS:(13230016)(4636009)(40470700004)(36840700001)(46966006)(336012)(5660300002)(70206006)(16526019)(186003)(83380400001)(86362001)(70586007)(426003)(8676002)(110136005)(4326008)(316002)(2906002)(47076005)(8936002)(36756003)(6666004)(508600001)(82310400005)(2616005)(6286002)(26005)(1076003)(356005)(55016003)(36860700001)(81166007)(107886003)(7696005)(40460700003)(54906003)(6636002)(36900700001);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "15 Jun 2022 14:44:02.4601 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 8db79228-7c54-4046-56b5-08da4edd7d7b", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[12.22.5.235];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BN8NAM11FT008.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BY5PR12MB4163", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Add lwm(Limit WaterMark) field to Rxq object which indicates the percentage\nof RX queue size used by HW to raise LWM event to the user.\nAllow LWM setting in modify_rq command.\nAllow the LWM configuration dynamically by adding RDY2RDY state change.\n\nSigned-off-by: Spike Du <spiked@nvidia.com>\n---\n drivers/net/mlx5/mlx5.h | 1 +\n drivers/net/mlx5/mlx5_devx.c | 13 ++++++++++++-\n drivers/net/mlx5/mlx5_devx.h | 1 +\n drivers/net/mlx5/mlx5_rx.h | 1 +\n 4 files changed, 15 insertions(+), 1 deletion(-)", "diff": "diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h\nindex ef755ee..305edff 100644\n--- a/drivers/net/mlx5/mlx5.h\n+++ b/drivers/net/mlx5/mlx5.h\n@@ -1395,6 +1395,7 @@ enum mlx5_rxq_modify_type {\n \tMLX5_RXQ_MOD_RST2RDY, /* modify state from reset to ready. */\n \tMLX5_RXQ_MOD_RDY2ERR, /* modify state from ready to error. */\n \tMLX5_RXQ_MOD_RDY2RST, /* modify state from ready to reset. */\n+\tMLX5_RXQ_MOD_RDY2RDY, /* modify state from ready to ready. */\n };\n \n enum mlx5_txq_modify_type {\ndiff --git a/drivers/net/mlx5/mlx5_devx.c b/drivers/net/mlx5/mlx5_devx.c\nindex 4b48f94..c918a50 100644\n--- a/drivers/net/mlx5/mlx5_devx.c\n+++ b/drivers/net/mlx5/mlx5_devx.c\n@@ -62,7 +62,7 @@\n * @return\n * 0 on success, a negative errno value otherwise and rte_errno is set.\n */\n-static int\n+int\n mlx5_devx_modify_rq(struct mlx5_rxq_priv *rxq, uint8_t type)\n {\n \tstruct mlx5_devx_modify_rq_attr rq_attr;\n@@ -76,6 +76,11 @@\n \tcase MLX5_RXQ_MOD_RST2RDY:\n \t\trq_attr.rq_state = MLX5_RQC_STATE_RST;\n \t\trq_attr.state = MLX5_RQC_STATE_RDY;\n+\t\tif (rxq->lwm) {\n+\t\t\trq_attr.modify_bitmask |=\n+\t\t\t\tMLX5_MODIFY_RQ_IN_MODIFY_BITMASK_WQ_LWM;\n+\t\t\trq_attr.lwm = rxq->lwm;\n+\t\t}\n \t\tbreak;\n \tcase MLX5_RXQ_MOD_RDY2ERR:\n \t\trq_attr.rq_state = MLX5_RQC_STATE_RDY;\n@@ -85,6 +90,12 @@\n \t\trq_attr.rq_state = MLX5_RQC_STATE_RDY;\n \t\trq_attr.state = MLX5_RQC_STATE_RST;\n \t\tbreak;\n+\tcase MLX5_RXQ_MOD_RDY2RDY:\n+\t\trq_attr.rq_state = MLX5_RQC_STATE_RDY;\n+\t\trq_attr.state = MLX5_RQC_STATE_RDY;\n+\t\trq_attr.modify_bitmask |= MLX5_MODIFY_RQ_IN_MODIFY_BITMASK_WQ_LWM;\n+\t\trq_attr.lwm = rxq->lwm;\n+\t\tbreak;\n \tdefault:\n \t\tbreak;\n \t}\ndiff --git a/drivers/net/mlx5/mlx5_devx.h b/drivers/net/mlx5/mlx5_devx.h\nindex a95207a..ebd1da4 100644\n--- a/drivers/net/mlx5/mlx5_devx.h\n+++ b/drivers/net/mlx5/mlx5_devx.h\n@@ -11,6 +11,7 @@\n int mlx5_txq_devx_modify(struct mlx5_txq_obj *obj,\n \t\t\t enum mlx5_txq_modify_type type, uint8_t dev_port);\n void mlx5_txq_devx_obj_release(struct mlx5_txq_obj *txq_obj);\n+int mlx5_devx_modify_rq(struct mlx5_rxq_priv *rxq, uint8_t type);\n \n extern struct mlx5_obj_ops devx_obj_ops;\n \ndiff --git a/drivers/net/mlx5/mlx5_rx.h b/drivers/net/mlx5/mlx5_rx.h\nindex e715ed6..25a5f2c 100644\n--- a/drivers/net/mlx5/mlx5_rx.h\n+++ b/drivers/net/mlx5/mlx5_rx.h\n@@ -175,6 +175,7 @@ struct mlx5_rxq_priv {\n \tstruct mlx5_devx_rq devx_rq;\n \tstruct rte_eth_hairpin_conf hairpin_conf; /* Hairpin configuration. */\n \tuint32_t hairpin_status; /* Hairpin binding status. */\n+\tuint32_t lwm:16;\n };\n \n /* External RX queue descriptor. */\n", "prefixes": [ "v9", "1/6" ] }