get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/114777/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 114777,
    "url": "http://patchwork.dpdk.org/api/patches/114777/?format=api",
    "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20220809184908.24030-17-ndabilpuram@marvell.com/",
    "project": {
        "id": 1,
        "url": "http://patchwork.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20220809184908.24030-17-ndabilpuram@marvell.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20220809184908.24030-17-ndabilpuram@marvell.com",
    "date": "2022-08-09T18:49:01",
    "name": "[17/23] common/cnxk: add 98xx A1 platform",
    "commit_ref": null,
    "pull_url": null,
    "state": "changes-requested",
    "archived": true,
    "hash": "f334da60025e162ce77dc4a200408892c5eb3a4a",
    "submitter": {
        "id": 1202,
        "url": "http://patchwork.dpdk.org/api/people/1202/?format=api",
        "name": "Nithin Dabilpuram",
        "email": "ndabilpuram@marvell.com"
    },
    "delegate": {
        "id": 310,
        "url": "http://patchwork.dpdk.org/api/users/310/?format=api",
        "username": "jerin",
        "first_name": "Jerin",
        "last_name": "Jacob",
        "email": "jerinj@marvell.com"
    },
    "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20220809184908.24030-17-ndabilpuram@marvell.com/mbox/",
    "series": [
        {
            "id": 24239,
            "url": "http://patchwork.dpdk.org/api/series/24239/?format=api",
            "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=24239",
            "date": "2022-08-09T18:48:45",
            "name": "[01/23] common/cnxk: fix part value for cn10k",
            "version": 1,
            "mbox": "http://patchwork.dpdk.org/series/24239/mbox/"
        }
    ],
    "comments": "http://patchwork.dpdk.org/api/patches/114777/comments/",
    "check": "success",
    "checks": "http://patchwork.dpdk.org/api/patches/114777/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 61C8FA04FD;\n\tTue,  9 Aug 2022 20:51:08 +0200 (CEST)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 69C0C42C2F;\n\tTue,  9 Aug 2022 20:50:40 +0200 (CEST)",
            "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n [67.231.156.173])\n by mails.dpdk.org (Postfix) with ESMTP id A48C042BD6\n for <dev@dpdk.org>; Tue,  9 Aug 2022 20:50:36 +0200 (CEST)",
            "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n by mx0b-0016f401.pphosted.com (8.17.1.5/8.17.1.5) with ESMTP id\n 279CZ8Yj017274\n for <dev@dpdk.org>; Tue, 9 Aug 2022 11:50:36 -0700",
            "from dc5-exch01.marvell.com ([199.233.59.181])\n by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 3hudy6ujvq-3\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)\n for <dev@dpdk.org>; Tue, 09 Aug 2022 11:50:36 -0700",
            "from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.2;\n Tue, 9 Aug 2022 11:50:33 -0700",
            "from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.2 via Frontend\n Transport; Tue, 9 Aug 2022 11:50:33 -0700",
            "from hyd1588t430.marvell.com (unknown [10.29.52.204])\n by maili.marvell.com (Postfix) with ESMTP id 068423F7085;\n Tue,  9 Aug 2022 11:50:30 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-type; s=pfpt0220; bh=N8Pan/NF95FteV6knE+1G9hIH1F7sz+sCchKXabUgyI=;\n b=Bxlu4mz9no1Dvat5agMGMxpTz19Us5S6Z+KEvC2k0cMF3HBSF7brXWDYVIu3p54YBMBU\n XtYtEYzINNzYAL8lIDAGrAM6ATggNMLRo9ynzzYGyIaCdcaeXb1hffSq4uy9KlvbWaMV\n Ej8zCo93aC5cRI9SMzmbukGICENqgK8RmQUIPtslEp/EyqvzPXlR9hXgBeiTBI+xMHIr\n GpfdG2EP9AM5HDvxTUFXk10TDB/5lbhQV20dd08/Gzm+8eWQ4LjsyqKcCM99JOd9Ph62\n Y5Kd9yiI9//iXrKx506pqg1AtSB5wr1LJZcX8QbGhZcy5ZfKbaG9nl+Sh9WJc5xwHPIT kQ==",
        "From": "Nithin Dabilpuram <ndabilpuram@marvell.com>",
        "To": "Nithin Dabilpuram <ndabilpuram@marvell.com>, Kiran Kumar K\n <kirankumark@marvell.com>, Sunil Kumar Kori <skori@marvell.com>, Satha Rao\n <skoteshwar@marvell.com>",
        "CC": "<jerinj@marvell.com>, <dev@dpdk.org>, Harman Kalra <hkalra@marvell.com>",
        "Subject": "[PATCH 17/23] common/cnxk: add 98xx A1 platform",
        "Date": "Wed, 10 Aug 2022 00:19:01 +0530",
        "Message-ID": "<20220809184908.24030-17-ndabilpuram@marvell.com>",
        "X-Mailer": "git-send-email 2.8.4",
        "In-Reply-To": "<20220809184908.24030-1-ndabilpuram@marvell.com>",
        "References": "<20220809184908.24030-1-ndabilpuram@marvell.com>",
        "MIME-Version": "1.0",
        "Content-Type": "text/plain",
        "X-Proofpoint-GUID": "oseueHkShOXlth-RFJZnIJ9oqIjGkiHf",
        "X-Proofpoint-ORIG-GUID": "oseueHkShOXlth-RFJZnIJ9oqIjGkiHf",
        "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.205,Aquarius:18.0.883,Hydra:6.0.517,FMLib:17.11.122.1\n definitions=2022-08-09_05,2022-08-09_02,2022-06-22_01",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "From: Harman Kalra <hkalra@marvell.com>\n\nAdding support for 98xx A1 pass\n\nSigned-off-by: Harman Kalra <hkalra@marvell.com>\n---\n drivers/common/cnxk/roc_model.c |  1 +\n drivers/common/cnxk/roc_model.h | 16 +++++++++++++++-\n 2 files changed, 16 insertions(+), 1 deletion(-)",
    "diff": "diff --git a/drivers/common/cnxk/roc_model.c b/drivers/common/cnxk/roc_model.c\nindex b040bc0..326b85e 100644\n--- a/drivers/common/cnxk/roc_model.c\n+++ b/drivers/common/cnxk/roc_model.c\n@@ -65,6 +65,7 @@ static const struct model_db {\n \t{VENDOR_ARM, PART_103xx, 0, 0, ROC_MODEL_CN103xx_A0, \"cn10kb_a0\"},\n \t{VENDOR_ARM, PART_105xxN, 0, 0, ROC_MODEL_CNF105xxN_A0, \"cnf10kb_a0\"},\n \t{VENDOR_CAVIUM, PART_98xx, 0, 0, ROC_MODEL_CN98xx_A0, \"cn98xx_a0\"},\n+\t{VENDOR_CAVIUM, PART_98xx, 0, 1, ROC_MODEL_CN98xx_A1, \"cn98xx_a1\"},\n \t{VENDOR_CAVIUM, PART_96xx, 0, 0, ROC_MODEL_CN96xx_A0, \"cn96xx_a0\"},\n \t{VENDOR_CAVIUM, PART_96xx, 0, 1, ROC_MODEL_CN96xx_B0, \"cn96xx_b0\"},\n \t{VENDOR_CAVIUM, PART_96xx, 2, 0, ROC_MODEL_CN96xx_C0, \"cn96xx_c0\"},\ndiff --git a/drivers/common/cnxk/roc_model.h b/drivers/common/cnxk/roc_model.h\nindex d231d44..57a8af0 100644\n--- a/drivers/common/cnxk/roc_model.h\n+++ b/drivers/common/cnxk/roc_model.h\n@@ -21,6 +21,7 @@ struct roc_model {\n #define ROC_MODEL_CNF95xxN_A1  BIT_ULL(14)\n #define ROC_MODEL_CNF95xxN_B0  BIT_ULL(15)\n #define ROC_MODEL_CN98xx_A0    BIT_ULL(16)\n+#define ROC_MODEL_CN98xx_A1    BIT_ULL(17)\n #define ROC_MODEL_CN106xx_A0   BIT_ULL(20)\n #define ROC_MODEL_CNF105xx_A0  BIT_ULL(21)\n #define ROC_MODEL_CNF105xxN_A0 BIT_ULL(22)\n@@ -38,10 +39,11 @@ struct roc_model {\n } __plt_cache_aligned;\n \n #define ROC_MODEL_CN96xx_Ax (ROC_MODEL_CN96xx_A0 | ROC_MODEL_CN96xx_B0)\n+#define ROC_MODEL_CN98xx_Ax (ROC_MODEL_CN98xx_A0 | ROC_MODEL_CN98xx_A1)\n #define ROC_MODEL_CN9K                                                         \\\n \t(ROC_MODEL_CN96xx_Ax | ROC_MODEL_CN96xx_C0 | ROC_MODEL_CNF95xx_A0 |    \\\n \t ROC_MODEL_CNF95xx_B0 | ROC_MODEL_CNF95xxMM_A0 |                       \\\n-\t ROC_MODEL_CNF95xxO_A0 | ROC_MODEL_CNF95xxN_A0 | ROC_MODEL_CN98xx_A0 | \\\n+\t ROC_MODEL_CNF95xxO_A0 | ROC_MODEL_CNF95xxN_A0 | ROC_MODEL_CN98xx_Ax | \\\n \t ROC_MODEL_CNF95xxN_A1 | ROC_MODEL_CNF95xxN_B0)\n #define ROC_MODEL_CNF9K                                                        \\\n \t(ROC_MODEL_CNF95xx_A0 | ROC_MODEL_CNF95xx_B0 |                         \\\n@@ -111,10 +113,22 @@ roc_model_is_cn10k(void)\n static inline uint64_t\n roc_model_is_cn98xx(void)\n {\n+\treturn (roc_model->flag & ROC_MODEL_CN98xx_Ax);\n+}\n+\n+static inline uint64_t\n+roc_model_is_cn98xx_a0(void)\n+{\n \treturn (roc_model->flag & ROC_MODEL_CN98xx_A0);\n }\n \n static inline uint64_t\n+roc_model_is_cn98xx_a1(void)\n+{\n+\treturn (roc_model->flag & ROC_MODEL_CN98xx_A1);\n+}\n+\n+static inline uint64_t\n roc_model_is_cn96_a0(void)\n {\n \treturn roc_model->flag & ROC_MODEL_CN96xx_A0;\n",
    "prefixes": [
        "17/23"
    ]
}