Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/115606/?format=api
{ "id": 115606, "url": "http://patchwork.dpdk.org/api/patches/115606/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20220829151626.2101336-4-sthotton@marvell.com/", "project": { "id": 1, "url": "http://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20220829151626.2101336-4-sthotton@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20220829151626.2101336-4-sthotton@marvell.com", "date": "2022-08-29T15:16:24", "name": "[v1,3/4] drivers: mark Marvell cnxk PMDs work with IOVA as VA", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "7d3928affbe1509a670ed044947630c4152cd069", "submitter": { "id": 2049, "url": "http://patchwork.dpdk.org/api/people/2049/?format=api", "name": "Shijith Thotton", "email": "sthotton@marvell.com" }, "delegate": { "id": 1, "url": "http://patchwork.dpdk.org/api/users/1/?format=api", "username": "tmonjalo", "first_name": "Thomas", "last_name": "Monjalon", "email": "thomas@monjalon.net" }, "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20220829151626.2101336-4-sthotton@marvell.com/mbox/", "series": [ { "id": 24452, "url": "http://patchwork.dpdk.org/api/series/24452/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=24452", "date": "2022-08-29T15:16:21", "name": "mbuf dynamic field expansion", "version": 1, "mbox": "http://patchwork.dpdk.org/series/24452/mbox/" } ], "comments": "http://patchwork.dpdk.org/api/patches/115606/comments/", "check": "success", "checks": "http://patchwork.dpdk.org/api/patches/115606/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 50CB6A0542;\n\tMon, 29 Aug 2022 17:17:54 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 21A224281B;\n\tMon, 29 Aug 2022 17:17:43 +0200 (CEST)", "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n [67.231.156.173])\n by mails.dpdk.org (Postfix) with ESMTP id E36184280C\n for <dev@dpdk.org>; Mon, 29 Aug 2022 17:17:41 +0200 (CEST)", "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n by mx0b-0016f401.pphosted.com (8.17.1.5/8.17.1.5) with ESMTP id\n 27T7fUrT010634;\n Mon, 29 Aug 2022 08:17:39 -0700", "from dc5-exch01.marvell.com ([199.233.59.181])\n by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 3j7jsn7u23-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT);\n Mon, 29 Aug 2022 08:17:38 -0700", "from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.2;\n Mon, 29 Aug 2022 08:17:36 -0700", "from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.2 via Frontend\n Transport; Mon, 29 Aug 2022 08:17:36 -0700", "from localhost.localdomain (unknown [10.28.34.29])\n by maili.marvell.com (Postfix) with ESMTP id 8C4813F705B;\n Mon, 29 Aug 2022 08:17:30 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-transfer-encoding : content-type; s=pfpt0220;\n bh=myL1h540zQsDBQCpezy+31Wk6+WvbEE4uDBzQIUTMSQ=;\n b=Uz5sUvvQSRKKcIPg8iwFWqmf1Pyp7VkyYJrUQS5fRZPYqpFrACgHxJyoNCASKxzGNsO+\n u4l6Z5A5LUEVO9ojNrfuF3+Dx3PR6CLrN4eNga9RnK5BIHUqfRECXOW21/0up/irsu+w\n kfrB0uQCG09Xmt5+iM7oGkSu5wlcmmz5grMk7666PUmwTXOOso1s3uwjby9AoqL/ah9u\n vEnbVCd7WAcFZbZ2tlfXf111bUeK/dZ6gnPwUqP5AhrlD0HmoPHSnib1PP8tCgSPjjke\n 7ld6fMJ7E/WIvcaJ5BBfKJKu+2X+9ZcJP2c3dYVb5OkJX6JGFTSs0J33bcd7qSujd4m5 zQ==", "From": "Shijith Thotton <sthotton@marvell.com>", "To": "<dev@dpdk.org>", "CC": "<pbhagavatula@marvell.com>, Shijith Thotton <sthotton@marvell.com>,\n <Honnappa.Nagarahalli@arm.com>, <bruce.richardson@intel.com>,\n <jerinj@marvell.com>, <mb@smartsharesystems.com>,\n <olivier.matz@6wind.com>, <stephen@networkplumber.org>,\n <thomas@monjalon.net>, Jan Viktorin <viktorin@rehivetech.com>,\n Ruifeng Wang <ruifeng.wang@arm.com>, \"Nithin\n Dabilpuram\" <ndabilpuram@marvell.com>, Kiran Kumar K\n <kirankumark@marvell.com>, Sunil Kumar Kori <skori@marvell.com>, Satha Rao\n <skoteshwar@marvell.com>, Ankur Dwivedi <adwivedi@marvell.com>,\n Anoob Joseph <anoobj@marvell.com>, Tejasree Kondoj <ktejasree@marvell.com>,\n \"Radha Mohan Chintakuntla\" <radhac@marvell.com>, Veerasenareddy Burru\n <vburru@marvell.com>, Ashwin Sekhar T K <asekhar@marvell.com>,\n Jakub Palider <jpalider@marvell.com>,\n Tomasz Duszynski <tduszynski@marvell.com>", "Subject": "[PATCH v1 3/4] drivers: mark Marvell cnxk PMDs work with IOVA as VA", "Date": "Mon, 29 Aug 2022 20:46:24 +0530", "Message-ID": "<20220829151626.2101336-4-sthotton@marvell.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "\n <PH0PR18MB4425D140694D972E19B6770AD99C9@PH0PR18MB4425.namprd18.prod.outlook.com>", "References": "\n <PH0PR18MB4425D140694D972E19B6770AD99C9@PH0PR18MB4425.namprd18.prod.outlook.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Proofpoint-ORIG-GUID": "2Zi1htcocmtc6o5iMdi0PcK6XSZ8UDT3", "X-Proofpoint-GUID": "2Zi1htcocmtc6o5iMdi0PcK6XSZ8UDT3", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.205,Aquarius:18.0.895,Hydra:6.0.517,FMLib:17.11.122.1\n definitions=2022-08-29_07,2022-08-25_01,2022-06-22_01", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Enabled the flag pmd_iova_as_va in cnxk driver build files as they work\nwith IOVA as VA. Updated cn9k and cn10k soc build configurations to\nenable the IOVA as VA build by default.\n\nSigned-off-by: Shijith Thotton <sthotton@marvell.com>\n---\n config/arm/meson.build | 8 ++++++--\n drivers/common/cnxk/meson.build | 1 +\n drivers/crypto/cnxk/cn10k_ipsec_la_ops.h | 4 ++--\n drivers/crypto/cnxk/cn9k_ipsec_la_ops.h | 2 +-\n drivers/crypto/cnxk/meson.build | 2 ++\n drivers/dma/cnxk/meson.build | 1 +\n drivers/event/cnxk/meson.build | 1 +\n drivers/mempool/cnxk/meson.build | 1 +\n drivers/net/cnxk/cnxk_ethdev.h | 1 -\n drivers/net/cnxk/meson.build | 1 +\n drivers/raw/cnxk_bphy/meson.build | 1 +\n drivers/raw/cnxk_gpio/meson.build | 1 +\n 12 files changed, 18 insertions(+), 6 deletions(-)", "diff": "diff --git a/config/arm/meson.build b/config/arm/meson.build\nindex 9f1636e0d5..a3a58185bf 100644\n--- a/config/arm/meson.build\n+++ b/config/arm/meson.build\n@@ -294,7 +294,8 @@ soc_cn10k = {\n 'flags': [\n ['RTE_MAX_LCORE', 24],\n ['RTE_MAX_NUMA_NODES', 1],\n- ['RTE_MEMPOOL_ALIGN', 128]\n+ ['RTE_MEMPOOL_ALIGN', 128],\n+ ['RTE_IOVA_AS_VA', true]\n ],\n 'part_number': '0xd49',\n 'extra_march_features': ['crypto'],\n@@ -370,7 +371,10 @@ soc_cn9k = {\n 'description': 'Marvell OCTEON 9',\n 'implementer': '0x43',\n 'part_number': '0xb2',\n- 'numa': false\n+ 'numa': false,\n+ 'flags': [\n+ ['RTE_IOVA_AS_VA', true]\n+ ]\n }\n \n soc_stingray = {\ndiff --git a/drivers/common/cnxk/meson.build b/drivers/common/cnxk/meson.build\nindex 6f808271d1..d019cfa8d1 100644\n--- a/drivers/common/cnxk/meson.build\n+++ b/drivers/common/cnxk/meson.build\n@@ -86,3 +86,4 @@ sources += files('cnxk_telemetry_bphy.c',\n )\n \n deps += ['bus_pci', 'net', 'telemetry']\n+pmd_iova_as_va = true\ndiff --git a/drivers/crypto/cnxk/cn10k_ipsec_la_ops.h b/drivers/crypto/cnxk/cn10k_ipsec_la_ops.h\nindex 66cfe6ca98..16db14344d 100644\n--- a/drivers/crypto/cnxk/cn10k_ipsec_la_ops.h\n+++ b/drivers/crypto/cnxk/cn10k_ipsec_la_ops.h\n@@ -85,7 +85,7 @@ process_outb_sa(struct roc_cpt_lf *lf, struct rte_crypto_op *cop,\n \n \t/* Prepare CPT instruction */\n \tinst->w4.u64 = inst_w4_u64 | rte_pktmbuf_pkt_len(m_src);\n-\tdptr = rte_pktmbuf_iova(m_src);\n+\tdptr = rte_pktmbuf_mtod(m_src, uint64_t);\n \tinst->dptr = dptr;\n \tinst->rptr = dptr;\n \n@@ -102,7 +102,7 @@ process_inb_sa(struct rte_crypto_op *cop, struct cn10k_ipsec_sa *sa,\n \n \t/* Prepare CPT instruction */\n \tinst->w4.u64 = sa->inst.w4 | rte_pktmbuf_pkt_len(m_src);\n-\tdptr = rte_pktmbuf_iova(m_src);\n+\tdptr = rte_pktmbuf_mtod(m_src, uint64_t);\n \tinst->dptr = dptr;\n \tinst->rptr = dptr;\n \ndiff --git a/drivers/crypto/cnxk/cn9k_ipsec_la_ops.h b/drivers/crypto/cnxk/cn9k_ipsec_la_ops.h\nindex e469596756..8b68e4c728 100644\n--- a/drivers/crypto/cnxk/cn9k_ipsec_la_ops.h\n+++ b/drivers/crypto/cnxk/cn9k_ipsec_la_ops.h\n@@ -99,7 +99,7 @@ process_inb_sa(struct rte_crypto_op *cop, struct cn9k_ipsec_sa *sa,\n \n \t/* Prepare CPT instruction */\n \tinst->w4.u64 = sa->inst.w4 | rte_pktmbuf_pkt_len(m_src);\n-\tinst->dptr = inst->rptr = rte_pktmbuf_iova(m_src);\n+\tinst->dptr = inst->rptr = rte_pktmbuf_mtod(m_src, uint64_t);\n \tinst->w7.u64 = sa->inst.w7;\n }\n #endif /* __CN9K_IPSEC_LA_OPS_H__ */\ndiff --git a/drivers/crypto/cnxk/meson.build b/drivers/crypto/cnxk/meson.build\nindex 23a1cc3aac..764e7bb99a 100644\n--- a/drivers/crypto/cnxk/meson.build\n+++ b/drivers/crypto/cnxk/meson.build\n@@ -31,3 +31,5 @@ if get_option('buildtype').contains('debug')\n else\n cflags += [ '-ULA_IPSEC_DEBUG' ]\n endif\n+\n+pmd_iova_as_va = true\ndiff --git a/drivers/dma/cnxk/meson.build b/drivers/dma/cnxk/meson.build\nindex d4be4ee860..ef0e3db109 100644\n--- a/drivers/dma/cnxk/meson.build\n+++ b/drivers/dma/cnxk/meson.build\n@@ -3,3 +3,4 @@\n \n deps += ['bus_pci', 'common_cnxk', 'dmadev']\n sources = files('cnxk_dmadev.c')\n+pmd_iova_as_va = true\ndiff --git a/drivers/event/cnxk/meson.build b/drivers/event/cnxk/meson.build\nindex b27bae7b12..650d0d4256 100644\n--- a/drivers/event/cnxk/meson.build\n+++ b/drivers/event/cnxk/meson.build\n@@ -479,3 +479,4 @@ foreach flag: extra_flags\n endforeach\n \n deps += ['bus_pci', 'common_cnxk', 'net_cnxk', 'crypto_cnxk']\n+pmd_iova_as_va = true\ndiff --git a/drivers/mempool/cnxk/meson.build b/drivers/mempool/cnxk/meson.build\nindex d5d1978569..a328176457 100644\n--- a/drivers/mempool/cnxk/meson.build\n+++ b/drivers/mempool/cnxk/meson.build\n@@ -17,3 +17,4 @@ sources = files(\n )\n \n deps += ['eal', 'mbuf', 'kvargs', 'bus_pci', 'common_cnxk', 'mempool']\n+pmd_iova_as_va = true\ndiff --git a/drivers/net/cnxk/cnxk_ethdev.h b/drivers/net/cnxk/cnxk_ethdev.h\nindex 4cb7c9e90c..abf1e4215f 100644\n--- a/drivers/net/cnxk/cnxk_ethdev.h\n+++ b/drivers/net/cnxk/cnxk_ethdev.h\n@@ -690,7 +690,6 @@ cnxk_pktmbuf_detach(struct rte_mbuf *m)\n \n \tm->priv_size = priv_size;\n \tm->buf_addr = (char *)m + mbuf_size;\n-\tm->buf_iova = rte_mempool_virt2iova(m) + mbuf_size;\n \tm->buf_len = (uint16_t)buf_len;\n \trte_pktmbuf_reset_headroom(m);\n \tm->data_len = 0;\ndiff --git a/drivers/net/cnxk/meson.build b/drivers/net/cnxk/meson.build\nindex f347e98fce..01489b3a36 100644\n--- a/drivers/net/cnxk/meson.build\n+++ b/drivers/net/cnxk/meson.build\n@@ -194,3 +194,4 @@ foreach flag: extra_flags\n endforeach\n \n headers = files('rte_pmd_cnxk.h')\n+pmd_iova_as_va = true\ndiff --git a/drivers/raw/cnxk_bphy/meson.build b/drivers/raw/cnxk_bphy/meson.build\nindex 14147feaf4..781ed63e05 100644\n--- a/drivers/raw/cnxk_bphy/meson.build\n+++ b/drivers/raw/cnxk_bphy/meson.build\n@@ -10,3 +10,4 @@ sources = files(\n 'cnxk_bphy_irq.c',\n )\n headers = files('rte_pmd_bphy.h')\n+pmd_iova_as_va = true\ndiff --git a/drivers/raw/cnxk_gpio/meson.build b/drivers/raw/cnxk_gpio/meson.build\nindex a75a5b9084..f9aed173b6 100644\n--- a/drivers/raw/cnxk_gpio/meson.build\n+++ b/drivers/raw/cnxk_gpio/meson.build\n@@ -9,3 +9,4 @@ sources = files(\n 'cnxk_gpio_selftest.c',\n )\n headers = files('rte_pmd_cnxk_gpio.h')\n+pmd_iova_as_va = true\n", "prefixes": [ "v1", "3/4" ] }