Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/116441/?format=api
{ "id": 116441, "url": "http://patchwork.dpdk.org/api/patches/116441/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20220919163731.1540454-4-dsosnowski@nvidia.com/", "project": { "id": 1, "url": "http://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20220919163731.1540454-4-dsosnowski@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20220919163731.1540454-4-dsosnowski@nvidia.com", "date": "2022-09-19T16:37:26", "name": "[3/7] common/mlx5: add hairpin RQ buffer type capabilities", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "163657b1e4624d8a46cb72c6cf627afb9569261c", "submitter": { "id": 2386, "url": "http://patchwork.dpdk.org/api/people/2386/?format=api", "name": "Dariusz Sosnowski", "email": "dsosnowski@nvidia.com" }, "delegate": { "id": 1, "url": "http://patchwork.dpdk.org/api/users/1/?format=api", "username": "tmonjalo", "first_name": "Thomas", "last_name": "Monjalon", "email": "thomas@monjalon.net" }, "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20220919163731.1540454-4-dsosnowski@nvidia.com/mbox/", "series": [ { "id": 24715, "url": "http://patchwork.dpdk.org/api/series/24715/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=24715", "date": "2022-09-19T16:37:23", "name": "ethdev: introduce hairpin memory capabilities", "version": 1, "mbox": "http://patchwork.dpdk.org/series/24715/mbox/" } ], "comments": "http://patchwork.dpdk.org/api/patches/116441/comments/", "check": "success", "checks": "http://patchwork.dpdk.org/api/patches/116441/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id C7A45A00C3;\n\tMon, 19 Sep 2022 18:39:21 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id BA19F42829;\n\tMon, 19 Sep 2022 18:39:21 +0200 (CEST)", "from NAM12-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam12on2042.outbound.protection.outlook.com [40.107.243.42])\n by mails.dpdk.org (Postfix) with ESMTP id 21915410E8\n for <dev@dpdk.org>; Mon, 19 Sep 2022 18:39:21 +0200 (CEST)", "from DS7P222CA0013.NAMP222.PROD.OUTLOOK.COM (2603:10b6:8:2e::22) by\n CY5PR12MB6624.namprd12.prod.outlook.com (2603:10b6:930:40::14) with\n Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.5612.22; Mon, 19 Sep 2022 16:39:19 +0000", "from DM6NAM11FT106.eop-nam11.prod.protection.outlook.com\n (2603:10b6:8:2e:cafe::ae) by DS7P222CA0013.outlook.office365.com\n (2603:10b6:8:2e::22) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5632.12 via Frontend\n Transport; Mon, 19 Sep 2022 16:39:19 +0000", "from mail.nvidia.com (216.228.117.160) by\n DM6NAM11FT106.mail.protection.outlook.com (10.13.172.229) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.5632.12 via Frontend Transport; Mon, 19 Sep 2022 16:39:19 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.26; Mon, 19 Sep\n 2022 09:39:08 -0700", "from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.29; Mon, 19 Sep\n 2022 09:39:06 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=bOjCZdlmObpBnX7YsHItiiUpJrF2rUcflrlhJwQ7pc50jnV4/hSaO3hHr92bfou9R63zn9FUNtTijKmD1sc4ira5d5g+tT5A3HmYMtRZ8/FWDKqqvY77vsu4c9vagAhJAZwC708N0kGIjQWL8DRS50W5mWs41OF3H5JpdA3tJyaoeNDqGeTi/wPggK51dQIQ+mAMXJa4Z1pK5Ql5gYNWqQzwlvgmiA3phe22Yot/8boeEvjJRHnZsU4X6VKEgSXyAJlO1Q4W/Qv6YDh/lPFDCnEa/tr2GmnDa3pBGkrQwbb66f3J/iRvscb3Ur9bbdzWKamu3sDiOPdFjLF39WV9MA==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=isDuX3nCtipDQi0v1lAF3NHpQ24MmNaxQOo6ocnz6Sc=;\n b=OVG6IJ5olcg9bwoi3UnlrgizUmiT5cJzg7hU26MZ8LUTASie7K8zadXd4F1R1x21rjf+3iNzB6wKgrqRWOQiwZmqqVsSPYQHe94AOA5y5jewDSDVMCNQcFo9lqUvlTsBTFVZOgXMUbL3a9CZ57uAJ9gq7dRDnsrtloEIfP57AG55icKORscXRmh5fYj4zjAGqKDlk7cZG3l9M0C0jd/Cda/IQOBUtUjFE6MWbmHMiRiyp3EBhvRm98+i7BWlU1/Ol57XBmb31IJOW8dEptiMe8ZZx7YpgzZj0+kGxuU8BH5hodW37IRRLdhscEjwmP30THclNL38iaUBsvvCxHlXQw==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=isDuX3nCtipDQi0v1lAF3NHpQ24MmNaxQOo6ocnz6Sc=;\n b=G/6lSm3yGI7Q4mLmIt4RKRj+MR4rjsoK+YLSOaEriPSvOIgT2KBCZ/GOMPA3A8jjmPX6puv6lhyd6NYVvr23O4jZ9vowvu3rFX/aU1PcKkqxif1RP1zKdRUOKZlYprbdBGELcz2X4OB8X7hZ6xmeqzTX2Oui+6U7WLcx8mn0swQWML5s9hUAilrItjGObl/o2BgmCxzWbJ2wcyK6mXprYRpbxYc4Ycpwgmx3BKcyipJZ/wZV4xWsDT/Giuo4xNaiV0emKt2hh7OpZ2BNvy2ULXbc4UYVJEQCMVUu6rR0kliU+rJHGvZdeJZOT4V6GXj0q+mSls2ZWAHsH04mzhZkBg==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Dariusz Sosnowski <dsosnowski@nvidia.com>", "To": "Matan Azrad <matan@nvidia.com>, Viacheslav Ovsiienko\n <viacheslavo@nvidia.com>", "CC": "<dev@dpdk.org>", "Subject": "[PATCH 3/7] common/mlx5: add hairpin RQ buffer type capabilities", "Date": "Mon, 19 Sep 2022 16:37:26 +0000", "Message-ID": "<20220919163731.1540454-4-dsosnowski@nvidia.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20220919163731.1540454-1-dsosnowski@nvidia.com>", "References": "<20220919163731.1540454-1-dsosnowski@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.230.35]", "X-ClientProxiedBy": "rnnvmail202.nvidia.com (10.129.68.7) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "DM6NAM11FT106:EE_|CY5PR12MB6624:EE_", "X-MS-Office365-Filtering-Correlation-Id": "81be9133-ad98-4366-61cd-08da9a5d7fff", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n 2/MwdZ5MaQUyZHad4NfY2gEZqZa3SHp2Zf+raftFSw3/CZGUmjyTPJy+aDDreGW1jchY6dGcQIrd62iYHFyUQH0qiF/7x9YmFJgZLyGNENEQgkmiqKEaLu2FQRN1FeM+I0ud1yCFeEqpFWLeD9YxxNBQTfxzuZuNxb6fiVSQ5xzjpObA+noiPpfom4uRnLRsIW0cT1o9RExVH5ppG4JhSYZ0HCOLMDiP55Cum2pyHfxFXd6mJqi1CVeVydVp5sjHjdUuMUlIOVRIObhJZh9AXyYGdj4qv3jJbRwhC/U5MSCaMtv6JbbAUh1NUHQwtXnMMKXWU87eo/pK3VI1ew8I7JMWjQO59okK/PsRu7ifS2e//7pw89pTkGbQg0DR5Yg3s3/kp1hz/1cnI3SWa7bKD/oCmBHadl7INDSaxbEul0E/g7XzS9CNfRyxdSQ4ZBgjDaP9ioqIUiJOthLWogLN9PABD4mmDtuwSkv0RMV7CqHS8kj6njpqbFpycqGNP4zSl3R0XI23cTSSWeUXccnOn8DV0j8l5WC5ZBRBGQRP7S5vdJo1gWcu03z8LhCjbSpp94d2hj5jNjAlpQYjOmI5bnoC1cW+ncfRypPDvOTjnMboMVCwNqEIhGFou1MWecCr/v1/f+gKe9DEXvqqBgdnVqn5NzcNNQrR8NqXfx23VLLaXBHCE8n8MHlmkfLBbKgi9dGodkZ9QbXbRDPM3lUTWMHfsD2P+KXt7L99Vdyk5R3bgA2hT221XtogxpRPJbfB1Hj2CueCo36wjmcQTm3zTw==", "X-Forefront-Antispam-Report": "CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE;\n SFS:(13230022)(4636009)(396003)(346002)(136003)(39860400002)(376002)(451199015)(36840700001)(40470700004)(46966006)(47076005)(6636002)(478600001)(7636003)(186003)(7696005)(1076003)(55016003)(426003)(4326008)(16526019)(70206006)(26005)(70586007)(40460700003)(8676002)(2616005)(40480700001)(86362001)(356005)(41300700001)(5660300002)(316002)(36756003)(6666004)(336012)(82310400005)(2906002)(110136005)(6286002)(82740400003)(8936002)(36860700001)(83380400001);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "19 Sep 2022 16:39:19.5019 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 81be9133-ad98-4366-61cd-08da9a5d7fff", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n DM6NAM11FT106.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CY5PR12MB6624", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "This patch adds new HCA capability related to hairpin RQs. This new\ncapability, hairpin_data_buffer_locked, indicates whether HCA supports\nlocking data buffer of hairpin RQ in ICMC (Interconnect Context Memory\nCache).\n\nStruct used to define RQ configuration (RQ context) is extended with\nhairpin_data_buffer_type field, which configures data buffer for hairpin\nRQ. It can take the following values:\n\n- MLX5_RQC_HAIRPIN_DATA_BUFFER_TYPE_UNLOCKED_INTERNAL_BUFFER - hairpin\n RQ's data buffer is stored in unlocked memory in ICMC.\n- MLX5_RQC_HAIRPIN_DATA_BUFFER_TYPE_LOCKED_INTERNAL_BUFFER - hairpin\n RQ's data buffer is stored in locked memory in ICMC.\n\nSigned-off-by: Dariusz Sosnowski <dsosnowski@nvidia.com>\n---\n drivers/common/mlx5/mlx5_devx_cmds.c | 3 +++\n drivers/common/mlx5/mlx5_devx_cmds.h | 2 ++\n drivers/common/mlx5/mlx5_prm.h | 12 ++++++++++--\n 3 files changed, 15 insertions(+), 2 deletions(-)", "diff": "diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c\nindex 2b12ce0d4c..95b38783dc 100644\n--- a/drivers/common/mlx5/mlx5_devx_cmds.c\n+++ b/drivers/common/mlx5/mlx5_devx_cmds.c\n@@ -985,6 +985,8 @@ mlx5_devx_cmd_query_hca_attr(void *ctx,\n \t\t\t\t\t\t\thairpin_sq_wqe_bb_size);\n \t\tattr->hairpin_sq_wq_in_host_mem = MLX5_GET(cmd_hca_cap_2, hcattr,\n \t\t\t\t\t\t\t hairpin_sq_wq_in_host_mem);\n+\t\tattr->hairpin_data_buffer_locked = MLX5_GET(cmd_hca_cap_2, hcattr,\n+\t\t\t\t\t\t\t hairpin_data_buffer_locked);\n \t}\n \tif (attr->log_min_stride_wqe_sz == 0)\n \t\tattr->log_min_stride_wqe_sz = MLX5_MPRQ_LOG_MIN_STRIDE_WQE_SIZE;\n@@ -1285,6 +1287,7 @@ mlx5_devx_cmd_create_rq(void *ctx,\n \tMLX5_SET(rqc, rq_ctx, state, rq_attr->state);\n \tMLX5_SET(rqc, rq_ctx, flush_in_error_en, rq_attr->flush_in_error_en);\n \tMLX5_SET(rqc, rq_ctx, hairpin, rq_attr->hairpin);\n+\tMLX5_SET(rqc, rq_ctx, hairpin_data_buffer_type, rq_attr->hairpin_data_buffer_type);\n \tMLX5_SET(rqc, rq_ctx, user_index, rq_attr->user_index);\n \tMLX5_SET(rqc, rq_ctx, cqn, rq_attr->cqn);\n \tMLX5_SET(rqc, rq_ctx, counter_set_id, rq_attr->counter_set_id);\ndiff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h\nindex 9ac2d75df4..cceaf3411d 100644\n--- a/drivers/common/mlx5/mlx5_devx_cmds.h\n+++ b/drivers/common/mlx5/mlx5_devx_cmds.h\n@@ -193,6 +193,7 @@ struct mlx5_hca_attr {\n \tuint32_t log_max_hairpin_num_packets:5;\n \tuint32_t hairpin_sq_wqe_bb_size:4;\n \tuint32_t hairpin_sq_wq_in_host_mem:1;\n+\tuint32_t hairpin_data_buffer_locked:1;\n \tuint32_t vhca_id:16;\n \tuint32_t relaxed_ordering_write:1;\n \tuint32_t relaxed_ordering_read:1;\n@@ -313,6 +314,7 @@ struct mlx5_devx_create_rq_attr {\n \tuint32_t state:4;\n \tuint32_t flush_in_error_en:1;\n \tuint32_t hairpin:1;\n+\tuint32_t hairpin_data_buffer_type:3;\n \tuint32_t ts_format:2;\n \tuint32_t user_index:24;\n \tuint32_t cqn:24;\ndiff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h\nindex 04d35ca845..9c1c93f916 100644\n--- a/drivers/common/mlx5/mlx5_prm.h\n+++ b/drivers/common/mlx5/mlx5_prm.h\n@@ -2024,7 +2024,8 @@ struct mlx5_ifc_cmd_hca_cap_2_bits {\n \tu8 reserved_at_160[0x3];\n \tu8 hairpin_sq_wqe_bb_size[0x5];\n \tu8 hairpin_sq_wq_in_host_mem[0x1];\n-\tu8 reserved_at_169[0x697];\n+\tu8 hairpin_data_buffer_locked[0x1];\n+\tu8 reserved_at_16a[0x696];\n };\n \n struct mlx5_ifc_esw_cap_bits {\n@@ -2304,7 +2305,9 @@ struct mlx5_ifc_rqc_bits {\n \tu8 reserved_at_c[0x1];\n \tu8 flush_in_error_en[0x1];\n \tu8 hairpin[0x1];\n-\tu8 reserved_at_f[0xB];\n+\tu8 reserved_at_f[0x6];\n+\tu8 hairpin_data_buffer_type[0x3];\n+\tu8 reserved_at_a8[0x2];\n \tu8 ts_format[0x02];\n \tu8 reserved_at_1c[0x4];\n \tu8 reserved_at_20[0x8];\n@@ -2813,6 +2816,11 @@ enum {\n \tMLX5_CQE_SIZE_128B = 0x1,\n };\n \n+enum {\n+\tMLX5_RQC_HAIRPIN_DATA_BUFFER_TYPE_UNLOCKED_INTERNAL_BUFFER = 0x0,\n+\tMLX5_RQC_HAIRPIN_DATA_BUFFER_TYPE_LOCKED_INTERNAL_BUFFER = 0x1,\n+};\n+\n struct mlx5_ifc_cqc_bits {\n \tu8 status[0x4];\n \tu8 as_notify[0x1];\n", "prefixes": [ "3/7" ] }