get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/125915/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 125915,
    "url": "http://patchwork.dpdk.org/api/patches/125915/?format=api",
    "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20230411091144.1087887-10-ndabilpuram@marvell.com/",
    "project": {
        "id": 1,
        "url": "http://patchwork.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20230411091144.1087887-10-ndabilpuram@marvell.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20230411091144.1087887-10-ndabilpuram@marvell.com",
    "date": "2023-04-11T09:11:33",
    "name": "[10/21] common/cnxk: add receive error mask",
    "commit_ref": null,
    "pull_url": null,
    "state": "changes-requested",
    "archived": true,
    "hash": "3ef3a27cf8bc821ba2521e4e46e5a25deed2c421",
    "submitter": {
        "id": 1202,
        "url": "http://patchwork.dpdk.org/api/people/1202/?format=api",
        "name": "Nithin Dabilpuram",
        "email": "ndabilpuram@marvell.com"
    },
    "delegate": {
        "id": 310,
        "url": "http://patchwork.dpdk.org/api/users/310/?format=api",
        "username": "jerin",
        "first_name": "Jerin",
        "last_name": "Jacob",
        "email": "jerinj@marvell.com"
    },
    "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20230411091144.1087887-10-ndabilpuram@marvell.com/mbox/",
    "series": [
        {
            "id": 27660,
            "url": "http://patchwork.dpdk.org/api/series/27660/?format=api",
            "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=27660",
            "date": "2023-04-11T09:11:24",
            "name": "[01/21] common/cnxk: allocate dynamic BPIDs",
            "version": 1,
            "mbox": "http://patchwork.dpdk.org/series/27660/mbox/"
        }
    ],
    "comments": "http://patchwork.dpdk.org/api/patches/125915/comments/",
    "check": "success",
    "checks": "http://patchwork.dpdk.org/api/patches/125915/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 4ACB84291B;\n\tTue, 11 Apr 2023 11:13:10 +0200 (CEST)",
            "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id D34E742D37;\n\tTue, 11 Apr 2023 11:12:33 +0200 (CEST)",
            "from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com\n [67.231.148.174])\n by mails.dpdk.org (Postfix) with ESMTP id 778E742B8E\n for <dev@dpdk.org>; Tue, 11 Apr 2023 11:12:32 +0200 (CEST)",
            "from pps.filterd (m0045849.ppops.net [127.0.0.1])\n by mx0a-0016f401.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id\n 33B8Ak4i021460 for <dev@dpdk.org>; Tue, 11 Apr 2023 02:12:31 -0700",
            "from dc5-exch02.marvell.com ([199.233.59.182])\n by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 3pvt73b1ub-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)\n for <dev@dpdk.org>; Tue, 11 Apr 2023 02:12:31 -0700",
            "from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH02.marvell.com\n (10.69.176.39) with Microsoft SMTP Server (TLS) id 15.0.1497.48;\n Tue, 11 Apr 2023 02:12:29 -0700",
            "from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.48 via Frontend\n Transport; Tue, 11 Apr 2023 02:12:29 -0700",
            "from hyd1588t430.caveonetworks.com (unknown [10.29.52.204])\n by maili.marvell.com (Postfix) with ESMTP id 7BBF13F706F;\n Tue, 11 Apr 2023 02:12:27 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-transfer-encoding : content-type; s=pfpt0220;\n bh=EeWaPYelPMNytQ+EPBCmgFaAxZaFpnKVxc80DtcWxkA=;\n b=SWemfJkt09Yts0uxhgJU5I8vGFuxiQGlaaIqWH5/ErSjR1GeJvdT5Ks+ZiD4UyEsdD9z\n PIKOZl8xcxCaxYb235VrlPAQ8tSzlDEyWxZgsWLpjoX0f/1Meea4MdLjuIGnkMuBJGKJ\n LcimURohGNeKyr9x1LBxRtDhDUz1xJ0ELRZ+2F46+F+oyeJyvi8VSFHdPGx+Ky4TfOKx\n AAcNEBQFtk1iBoAQ1GnH2CM4wfPZPVr+66OmPiWZXmWZ5vRU1fTU3CVSTQ3HwwcJfgYM\n zacTHspG+SFCQ1+bH5ZEemgxGQFY7MqLfmPsKtkA2ui03mGGAVt8lgyOW1/d0+EO4hrK qw==",
        "From": "Nithin Dabilpuram <ndabilpuram@marvell.com>",
        "To": "Nithin Kumar Dabilpuram <ndabilpuram@marvell.com>, Kiran Kumar K\n <kirankumark@marvell.com>, Sunil Kumar Kori <skori@marvell.com>, Satha Rao\n <skoteshwar@marvell.com>",
        "CC": "<jerinj@marvell.com>, <dev@dpdk.org>, Rakesh Kudurumalla\n <rkudurumalla@marvell.com>",
        "Subject": "[PATCH 10/21] common/cnxk: add receive error mask",
        "Date": "Tue, 11 Apr 2023 14:41:33 +0530",
        "Message-ID": "<20230411091144.1087887-10-ndabilpuram@marvell.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20230411091144.1087887-1-ndabilpuram@marvell.com>",
        "References": "<20230411091144.1087887-1-ndabilpuram@marvell.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Proofpoint-GUID": "hE5y7zuz2bhqhfUsq2TWyjcEpUdJ_tpH",
        "X-Proofpoint-ORIG-GUID": "hE5y7zuz2bhqhfUsq2TWyjcEpUdJ_tpH",
        "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22\n definitions=2023-04-11_05,2023-04-06_03,2023-02-09_01",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "From: Rakesh Kudurumalla <rkudurumalla@marvell.com>\n\nAdding support to configure receive error mask\nfor 106B0\n\nSigned-off-by: Rakesh Kudurumalla <rkudurumalla@marvell.com>\n---\n drivers/common/cnxk/roc_features.h |  6 ++++++\n drivers/common/cnxk/roc_nix.h      | 16 ++++++++++++++++\n 2 files changed, 22 insertions(+)",
    "diff": "diff --git a/drivers/common/cnxk/roc_features.h b/drivers/common/cnxk/roc_features.h\nindex 6fe01015d8..ce12a1dca4 100644\n--- a/drivers/common/cnxk/roc_features.h\n+++ b/drivers/common/cnxk/roc_features.h\n@@ -16,6 +16,12 @@ roc_feature_nix_has_inl_ipsec_mseg(void)\n \treturn (roc_model_is_cn10kb() || roc_model_is_cn10ka_b0());\n }\n \n+static inline bool\n+roc_feature_nix_has_drop_re_mask(void)\n+{\n+\treturn (roc_model_is_cn10kb() || roc_model_is_cn10ka_b0());\n+}\n+\n static inline bool\n roc_feature_nix_has_inl_rq_mask(void)\n {\ndiff --git a/drivers/common/cnxk/roc_nix.h b/drivers/common/cnxk/roc_nix.h\nindex f84e473db6..37d0ed5ebe 100644\n--- a/drivers/common/cnxk/roc_nix.h\n+++ b/drivers/common/cnxk/roc_nix.h\n@@ -242,6 +242,22 @@ struct roc_nix_eeprom_info {\n #define ROC_NIX_LF_RX_CFG_LEN_OL4     BIT_ULL(40)\n #define ROC_NIX_LF_RX_CFG_LEN_OL3     BIT_ULL(41)\n \n+#define ROC_NIX_LF_RX_CFG_RX_ERROR_MASK 0xFFFFFFFFFFF80000\n+#define ROC_NIX_RE_PARTIAL\t\tBIT_ULL(1)\n+#define ROC_NIX_RE_JABBER\t\tBIT_ULL(2)\n+#define ROC_NIX_RE_CRC8_PCH\t\tBIT_ULL(5)\n+#define ROC_NIX_RE_CNC_INV\t\tBIT_ULL(6)\n+#define ROC_NIX_RE_FCS\t\t\tBIT_ULL(7)\n+#define ROC_NIX_RE_FCS_RCV\t\tBIT_ULL(8)\n+#define ROC_NIX_RE_TERMINATE\t\tBIT_ULL(9)\n+#define ROC_NIX_RE_MACSEC\t\tBIT_ULL(10)\n+#define ROC_NIX_RE_RX_CTL\t\tBIT_ULL(11)\n+#define ROC_NIX_RE_SKIP\t\t\tBIT_ULL(12)\n+#define ROC_NIX_RE_DMAPKT\t\tBIT_ULL(15)\n+#define ROC_NIX_RE_UNDERSIZE\t\tBIT_ULL(16)\n+#define ROC_NIX_RE_OVERSIZE\t\tBIT_ULL(17)\n+#define ROC_NIX_RE_OL2_LENMISM\t\tBIT_ULL(18)\n+\n /* Group 0 will be used for RSS, 1 -7 will be used for npc_flow RSS action*/\n #define ROC_NIX_RSS_GROUP_DEFAULT    0\n #define ROC_NIX_RSS_GRPS\t     8\n",
    "prefixes": [
        "10/21"
    ]
}