Patch Detail

HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 129093,
    "url": "http://patchwork.dpdk.org/api/patches/129093/?format=api",
    "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20230628162927.92858-6-ajit.khaparde@broadcom.com/",
    "project": {
        "id": 1,
        "url": "http://patchwork.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20230628162927.92858-6-ajit.khaparde@broadcom.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20230628162927.92858-6-ajit.khaparde@broadcom.com",
    "date": "2023-06-28T16:29:21",
    "name": "[v4,05/11] net/bnxt: update ULP shared session support",
    "commit_ref": null,
    "pull_url": null,
    "state": "accepted",
    "archived": true,
    "hash": "2f910353bfaedd589d115651c7618fb2a5417299",
    "submitter": {
        "id": 501,
        "url": "http://patchwork.dpdk.org/api/people/501/?format=api",
        "name": "Ajit Khaparde",
        "email": "ajit.khaparde@broadcom.com"
    },
    "delegate": {
        "id": 1766,
        "url": "http://patchwork.dpdk.org/api/users/1766/?format=api",
        "username": "ajitkhaparde",
        "first_name": "Ajit",
        "last_name": "Khaparde",
        "email": "ajit.khaparde@broadcom.com"
    },
    "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20230628162927.92858-6-ajit.khaparde@broadcom.com/mbox/",
    "series": [
        {
            "id": 28693,
            "url": "http://patchwork.dpdk.org/api/series/28693/?format=api",
            "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=28693",
            "date": "2023-06-28T16:29:16",
            "name": "sync Truflow support with latest release",
            "version": 4,
            "mbox": "http://patchwork.dpdk.org/series/28693/mbox/"
        }
    ],
    "comments": "http://patchwork.dpdk.org/api/patches/129093/comments/",
    "check": "warning",
    "checks": "http://patchwork.dpdk.org/api/patches/129093/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id B265542D88;\n\tThu, 29 Jun 2023 08:14:26 +0200 (CEST)",
            "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 38CBA40EDB;\n\tThu, 29 Jun 2023 08:14:26 +0200 (CEST)",
            "from mail-pl1-f178.google.com (mail-pl1-f178.google.com\n [209.85.214.178])\n by mails.dpdk.org (Postfix) with ESMTP id 7C5C7406B3\n for <dev@dpdk.org>; Wed, 28 Jun 2023 18:31:15 +0200 (CEST)",
            "by mail-pl1-f178.google.com with SMTP id\n d9443c01a7336-1b7e6512973so836115ad.3\n for <dev@dpdk.org>; Wed, 28 Jun 2023 09:31:15 -0700 (PDT)",
            "from localhost.localdomain ([192.19.252.250])\n by smtp.gmail.com with ESMTPSA id\n h12-20020a170902f7cc00b001b8229942a0sm3092403plw.34.2023.06.28.09.30.50\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 28 Jun 2023 09:31:08 -0700 (PDT)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=broadcom.com; s=google; t=1687969874; x=1690561874;\n h=mime-version:references:in-reply-to:message-id:date:subject:cc:to\n :from:from:to:cc:subject:date:message-id:reply-to;\n bh=sC8nlREtinWiyZhFzjOnhC5ShZulK7ahzSNJoEGk99s=;\n b=Rt57LUZZaHCWs/tFOsauHQaQGiD6Og+6SjoDc2PLFOe2KVFE5FWRD+yYteAqGu+WvH\n Dzh/WrvCbu2/X6VnaELiQaKkeD52PR6ycJ4D66qms8W94TeCatCeKoXLROWZiHWNiD7A\n OUxF2xuzkGK63YOx9Fy6VVwjdCnVDjENPmDz4=",
        "X-Google-DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20221208; t=1687969874; x=1690561874;\n h=mime-version:references:in-reply-to:message-id:date:subject:cc:to\n :from:x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;\n bh=sC8nlREtinWiyZhFzjOnhC5ShZulK7ahzSNJoEGk99s=;\n b=bbdBEjNbiU3vtsFbcvXDShE1vieOk7++hzLKRb01ulkGjR2bWPhsZfJWf3KqqP8ksC\n 4GnWJztzQVkMjKiXVCQnxT8P5hS/Dv3NVeBo066/tjiUxrOuA9mCi8/WbXlS48QUvZbB\n lupPKITxyLbrZSkRSmY61S57p6+R4ZSHsyLwc50ahbrymUO+lpE8lMDyHDqOVjsSV2XT\n UQAU9vfTzkr2TXclWxCUmWu9hCGb1Pm5tYDbd9rqbBsLLcIPpuyMIyQRjCLrWkB7y6eS\n wkNNYxf++lySTivQoF6KefBVIK3+3nezj5hVYM4QBOJEy1NYiTDp8NpxqNv4m6CIZ3+C\n 2A3g==",
        "X-Gm-Message-State": "AC+VfDyIqm8UbtMglNEMCwbhueDcWdCza0z80RZZN3o2FzCEOuhz7lDK\n CMHSkPYEWexpFn1ywLq8bwr6H6JITDaYHJI+rycYRoPXf71OPwblaz591a1PdBq3KZfxHrvTKkH\n rLRD8Lfmis66Arq8heEiS/azX8mgmnZqoXUiML1Y8KC3vQVnG7PcL+e5cRq6aaJ+hHGArtKA=",
        "X-Google-Smtp-Source": "\n ACHHUZ4vGE8JFiwhmb+lW1X2/aYu6f958nJ3aakotx28p58CY2vXTN6/peiQdAxlIYDMxEKLflUvqg==",
        "X-Received": "by 2002:a17:902:ec8f:b0:1b6:7db2:57dd with SMTP id\n x15-20020a170902ec8f00b001b67db257ddmr9974674plg.19.1687969870357;\n Wed, 28 Jun 2023 09:31:10 -0700 (PDT)",
        "From": "Ajit Khaparde <ajit.khaparde@broadcom.com>",
        "To": "dev@dpdk.org",
        "Cc": "ferruh.yigit@intel.com, thomas@monjalon.net,\n Randy Schacher <stuart.schacher@broadcom.com>,\n Kishore Padmanabha <kishore.padmanabha@broadcom.com>,\n Shahaji Bhosle <sbhosle@broadcom.com>",
        "Subject": "[PATCH v4 05/11] net/bnxt: update ULP shared session support",
        "Date": "Wed, 28 Jun 2023 09:29:21 -0700",
        "Message-Id": "<20230628162927.92858-6-ajit.khaparde@broadcom.com>",
        "X-Mailer": "git-send-email 2.39.2 (Apple Git-143)",
        "In-Reply-To": "<20230628162927.92858-1-ajit.khaparde@broadcom.com>",
        "References": "<1826961.atdPhlSkOF@thomas>\n <20230628162927.92858-1-ajit.khaparde@broadcom.com>",
        "MIME-Version": "1.0",
        "Content-Type": "multipart/signed; protocol=\"application/pkcs7-signature\";\n micalg=sha-256; boundary=\"000000000000c3cb2005ff331c80\"",
        "X-Mailman-Approved-At": "Thu, 29 Jun 2023 08:14:25 +0200",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "From: Randy Schacher <stuart.schacher@broadcom.com>\n\n- Update ulp generic templates\n- Modify code to support shared sessions\n\nThis should allow more than one application to share a TruFlow\nsession.\n\nSigned-off-by: Randy Schacher <stuart.schacher@broadcom.com>\nSigned-off-by: Kishore Padmanabha <kishore.padmanabha@broadcom.com>\nReviewed-by: Shahaji Bhosle <sbhosle@broadcom.com>\nReviewed-by: Ajit Khaparde <ajit.khaparde@broadcom.com>\n---\n drivers/net/bnxt/bnxt.h                       |    16 +-\n drivers/net/bnxt/bnxt_ethdev.c                |     8 +-\n drivers/net/bnxt/bnxt_reps.c                  |     4 +-\n drivers/net/bnxt/tf_core/tf_rm.c              |    28 +-\n drivers/net/bnxt/tf_ulp/bnxt_ulp.c            |   548 +-\n drivers/net/bnxt/tf_ulp/bnxt_ulp.h            |   109 +-\n .../bnxt/tf_ulp/generic_templates/meson.build |     3 -\n .../generic_templates/ulp_template_db_act.c   |  6999 +++-\n .../generic_templates/ulp_template_db_class.c | 33541 +++++++++++-----\n .../generic_templates/ulp_template_db_enum.h  |  4365 +-\n .../generic_templates/ulp_template_db_field.h |   689 +-\n .../generic_templates/ulp_template_db_tbl.c   | 16056 ++++++--\n .../ulp_template_db_thor_act.c                |  8714 ++--\n .../ulp_template_db_thor_class.c              | 10737 +++--\n .../ulp_template_db_wh_plus_act.c             |  1157 +-\n .../ulp_template_db_wh_plus_class.c           |   287 +-\n drivers/net/bnxt/tf_ulp/ulp_def_rules.c       |    16 +-\n drivers/net/bnxt/tf_ulp/ulp_fc_mgr.c          |    25 +-\n drivers/net/bnxt/tf_ulp/ulp_fc_mgr.h          |     7 +-\n drivers/net/bnxt/tf_ulp/ulp_flow_db.c         |    29 +-\n drivers/net/bnxt/tf_ulp/ulp_flow_db.h         |    15 +-\n drivers/net/bnxt/tf_ulp/ulp_ha_mgr.c          |    10 +-\n drivers/net/bnxt/tf_ulp/ulp_mapper.c          |   281 +-\n drivers/net/bnxt/tf_ulp/ulp_port_db.c         |     6 +-\n drivers/net/bnxt/tf_ulp/ulp_port_db.h         |    10 +-\n drivers/net/bnxt/tf_ulp/ulp_rte_parser.c      |    17 +-\n drivers/net/bnxt/tf_ulp/ulp_template_struct.h |    22 +-\n 27 files changed, 63055 insertions(+), 20644 deletions(-)",
    "diff": "diff --git a/drivers/net/bnxt/bnxt.h b/drivers/net/bnxt/bnxt.h\nindex 2bccdec7e0..bb2e7fe003 100644\n--- a/drivers/net/bnxt/bnxt.h\n+++ b/drivers/net/bnxt/bnxt.h\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -633,6 +633,13 @@ struct bnxt_ring_stats {\n \tuint64_t\trx_agg_aborts;\n };\n \n+enum bnxt_session_type {\n+\tBNXT_SESSION_TYPE_REGULAR = 0,\n+\tBNXT_SESSION_TYPE_SHARED_COMMON,\n+\tBNXT_SESSION_TYPE_SHARED_WC,\n+\tBNXT_SESSION_TYPE_LAST\n+};\n+\n struct bnxt {\n \tvoid\t\t\t\t*bar0;\n \n@@ -690,6 +697,9 @@ struct bnxt {\n #define BNXT_FLAGS2_PTP_ALARM_SCHEDULED\t\tBIT(1)\n #define BNXT_P5_PTP_TIMESYNC_ENABLED(bp)\t\\\n \t((bp)->flags2 & BNXT_FLAGS2_PTP_TIMESYNC_ENABLED)\n+#define BNXT_FLAGS2_TESTPMD_EN                  BIT(3)\n+#define BNXT_TESTPMD_EN(bp)                     \\\n+\t((bp)->flags2 & BNXT_FLAGS2_TESTPMD_EN)\n \n \tuint16_t\t\tchip_num;\n #define CHIP_NUM_58818\t\t0xd818\n@@ -855,8 +865,7 @@ struct bnxt {\n \tuint16_t\t\tfunc_svif;\n \tuint16_t\t\tport_svif;\n \n-\tstruct tf\t\ttfp;\n-\tstruct tf\t\ttfp_shared;\n+\tstruct tf\t\ttfp[BNXT_SESSION_TYPE_LAST];\n \tstruct bnxt_ulp_context\t*ulp_ctx;\n \tstruct bnxt_flow_stat_info *flow_stat;\n \tuint16_t\t\tmax_num_kflows;\n@@ -1044,4 +1053,5 @@ int bnxt_flow_ops_get_op(struct rte_eth_dev *dev,\n int bnxt_dev_start_op(struct rte_eth_dev *eth_dev);\n int bnxt_dev_stop_op(struct rte_eth_dev *eth_dev);\n void bnxt_handle_vf_cfg_change(void *arg);\n+struct tf *bnxt_get_tfp_session(struct bnxt *bp, enum bnxt_session_type type);\n #endif\ndiff --git a/drivers/net/bnxt/bnxt_ethdev.c b/drivers/net/bnxt/bnxt_ethdev.c\nindex ef7b8859d9..bcde44bb14 100644\n--- a/drivers/net/bnxt/bnxt_ethdev.c\n+++ b/drivers/net/bnxt/bnxt_ethdev.c\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -6415,6 +6415,12 @@ bool is_bnxt_supported(struct rte_eth_dev *dev)\n \treturn is_device_supported(dev, &bnxt_rte_pmd);\n }\n \n+struct tf *bnxt_get_tfp_session(struct bnxt *bp, enum bnxt_session_type type)\n+{\n+\treturn (type >= BNXT_SESSION_TYPE_LAST) ?\n+\t\t&bp->tfp[BNXT_SESSION_TYPE_REGULAR] : &bp->tfp[type];\n+}\n+\n RTE_LOG_REGISTER_SUFFIX(bnxt_logtype_driver, driver, NOTICE);\n RTE_PMD_REGISTER_PCI(net_bnxt, bnxt_rte_pmd);\n RTE_PMD_REGISTER_PCI_TABLE(net_bnxt, bnxt_pci_id_map);\ndiff --git a/drivers/net/bnxt/bnxt_reps.c b/drivers/net/bnxt/bnxt_reps.c\nindex 8a5b777793..78337431af 100644\n--- a/drivers/net/bnxt/bnxt_reps.c\n+++ b/drivers/net/bnxt/bnxt_reps.c\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -327,7 +327,7 @@ static int bnxt_tf_vfr_alloc(struct rte_eth_dev *vfr_ethdev)\n \t\t(void)bnxt_hwrm_cfa_pair_free(parent_bp, vfr);\n \n \t/* Update the ULP portdata base with the new VFR interface */\n-\trc = ulp_port_db_dev_port_intf_update(parent_bp->ulp_ctx, vfr_ethdev);\n+\trc = ulp_port_db_port_update(parent_bp->ulp_ctx, vfr_ethdev);\n \tif (rc) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to update ulp port details vfr:%u\\n\",\n \t\t\t    vfr->vf_id);\ndiff --git a/drivers/net/bnxt/tf_core/tf_rm.c b/drivers/net/bnxt/tf_core/tf_rm.c\nindex 1fccb698d0..9b85f5397d 100644\n--- a/drivers/net/bnxt/tf_core/tf_rm.c\n+++ b/drivers/net/bnxt/tf_core/tf_rm.c\n@@ -364,8 +364,7 @@ tf_rm_update_parent_reservations(struct tf *tfp,\n \t\t\t\t struct tf_rm_element_cfg *cfg,\n \t\t\t\t uint16_t *alloc_cnt,\n \t\t\t\t uint16_t num_elements,\n-\t\t\t\t uint16_t *req_cnt,\n-\t\t\t\t bool shared_session)\n+\t\t\t\t uint16_t *req_cnt)\n {\n \tint parent, child;\n \tconst char *type_str = NULL;\n@@ -376,11 +375,7 @@ tf_rm_update_parent_reservations(struct tf *tfp,\n \n \t\t/* If I am a parent */\n \t\tif (cfg[parent].cfg_type == TF_RM_ELEM_CFG_HCAPI_BA_PARENT) {\n-\t\t\tuint8_t p_slices = 1;\n-\n-\t\t\t/* Shared session doesn't support slices */\n-\t\t\tif (!shared_session)\n-\t\t\t\tp_slices = cfg[parent].slices;\n+\t\t\tuint8_t p_slices = cfg[parent].slices;\n \n \t\t\tRTE_ASSERT(p_slices);\n \n@@ -402,12 +397,9 @@ tf_rm_update_parent_reservations(struct tf *tfp,\n \t\t\t\t    TF_RM_ELEM_CFG_HCAPI_BA_CHILD &&\n \t\t\t\t    cfg[child].parent_subtype == parent &&\n \t\t\t\t    alloc_cnt[child]) {\n-\t\t\t\t\tuint8_t c_slices = 1;\n+\t\t\t\t\tuint8_t c_slices = cfg[child].slices;\n \t\t\t\t\tuint16_t cnt = 0;\n \n-\t\t\t\t\tif (!shared_session)\n-\t\t\t\t\t\tc_slices = cfg[child].slices;\n-\n \t\t\t\t\tRTE_ASSERT(c_slices);\n \n \t\t\t\t\tdev->ops->tf_dev_get_resource_str(tfp,\n@@ -429,7 +421,7 @@ tf_rm_update_parent_reservations(struct tf *tfp,\n \t\t\t\t}\n \t\t\t}\n \t\t\t/* Save the parent count to be requested */\n-\t\t\treq_cnt[parent] = combined_cnt;\n+\t\t\treq_cnt[parent] = combined_cnt * 2;\n \t\t}\n \t}\n \treturn 0;\n@@ -452,7 +444,6 @@ tf_rm_create_db(struct tf *tfp,\n \tstruct tf_rm_new_db *rm_db;\n \tstruct tf_rm_element *db;\n \tuint32_t pool_size;\n-\tbool shared_session = 0;\n \n \tTF_CHECK_PARMS2(tfp, parms);\n \n@@ -505,15 +496,12 @@ tf_rm_create_db(struct tf *tfp,\n \ttfp_memcpy(req_cnt, parms->alloc_cnt,\n \t\t   parms->num_elements * sizeof(uint16_t));\n \n-\tshared_session = tf_session_is_shared_session(tfs);\n-\n \t/* Update the req_cnt based upon the element configuration\n \t */\n \ttf_rm_update_parent_reservations(tfp, dev, parms->cfg,\n \t\t\t\t\t parms->alloc_cnt,\n \t\t\t\t\t parms->num_elements,\n-\t\t\t\t\t req_cnt,\n-\t\t\t\t\t shared_session);\n+\t\t\t\t\t req_cnt);\n \n \t/* Process capabilities against DB requirements. However, as a\n \t * DB can hold elements that are not HCAPI we can reduce the\n@@ -733,7 +721,6 @@ tf_rm_create_db_no_reservation(struct tf *tfp,\n \tstruct tf_rm_new_db *rm_db;\n \tstruct tf_rm_element *db;\n \tuint32_t pool_size;\n-\tbool shared_session = 0;\n \n \tTF_CHECK_PARMS2(tfp, parms);\n \n@@ -763,15 +750,12 @@ tf_rm_create_db_no_reservation(struct tf *tfp,\n \ttfp_memcpy(req_cnt, parms->alloc_cnt,\n \t\t   parms->num_elements * sizeof(uint16_t));\n \n-\tshared_session = tf_session_is_shared_session(tfs);\n-\n \t/* Update the req_cnt based upon the element configuration\n \t */\n \ttf_rm_update_parent_reservations(tfp, dev, parms->cfg,\n \t\t\t\t\t parms->alloc_cnt,\n \t\t\t\t\t parms->num_elements,\n-\t\t\t\t\t req_cnt,\n-\t\t\t\t\t shared_session);\n+\t\t\t\t\t req_cnt);\n \n \t/* Process capabilities against DB requirements. However, as a\n \t * DB can hold elements that are not HCAPI we can reduce the\ndiff --git a/drivers/net/bnxt/tf_ulp/bnxt_ulp.c b/drivers/net/bnxt/tf_ulp/bnxt_ulp.c\nindex 8513ee06a9..109bd0652a 100644\n--- a/drivers/net/bnxt/tf_ulp/bnxt_ulp.c\n+++ b/drivers/net/bnxt/tf_ulp/bnxt_ulp.c\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2019-2021 Broadcom\n+ * Copyright(c) 2019-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -13,6 +13,7 @@\n #include \"bnxt.h\"\n #include \"bnxt_ulp.h\"\n #include \"bnxt_tf_common.h\"\n+#include \"hsi_struct_def_dpdk.h\"\n #include \"tf_core.h\"\n #include \"tf_ext_flow_handle.h\"\n \n@@ -26,6 +27,7 @@\n #include \"ulp_tun.h\"\n #include \"ulp_ha_mgr.h\"\n #include \"bnxt_tf_pmd_shim.h\"\n+#include \"ulp_template_db_tbl.h\"\n \n /* Linked list of all TF sessions. */\n STAILQ_HEAD(, bnxt_ulp_session_state) bnxt_ulp_session_list =\n@@ -91,6 +93,17 @@ bnxt_ulp_app_cap_list_get(uint32_t *num_entries)\n \treturn ulp_app_cap_info_list;\n }\n \n+struct bnxt_ulp_shared_act_info *\n+bnxt_ulp_shared_act_info_get(uint32_t *num_entries)\n+{\n+\tif (!num_entries)\n+\t\treturn NULL;\n+\n+\t*num_entries = BNXT_ULP_GEN_TBL_MAX_SZ;\n+\n+\treturn ulp_shared_act_info;\n+}\n+\n static struct bnxt_ulp_resource_resv_info *\n bnxt_ulp_app_resource_resv_list_get(uint32_t *num_entries)\n {\n@@ -122,6 +135,7 @@ static int32_t\n bnxt_ulp_named_resources_calc(struct bnxt_ulp_context *ulp_ctx,\n \t\t\t      struct bnxt_ulp_glb_resource_info *info,\n \t\t\t      uint32_t num,\n+\t\t\t      enum bnxt_ulp_session_type stype,\n \t\t\t      struct tf_session_resources *res)\n {\n \tuint32_t dev_id = BNXT_ULP_DEVICE_ID_LAST, res_type, i;\n@@ -149,6 +163,11 @@ bnxt_ulp_named_resources_calc(struct bnxt_ulp_context *ulp_ctx,\n \tfor (i = 0; i < num; i++) {\n \t\tif (dev_id != info[i].device_id || app_id != info[i].app_id)\n \t\t\tcontinue;\n+\t\t/* check to see if the session type matches only then include */\n+\t\tif ((stype || info[i].session_type) &&\n+\t\t    !(info[i].session_type & stype))\n+\t\t\tcontinue;\n+\n \t\tdir = info[i].direction;\n \t\tres_type = info[i].resource_type;\n \n@@ -179,6 +198,7 @@ static int32_t\n bnxt_ulp_unnamed_resources_calc(struct bnxt_ulp_context *ulp_ctx,\n \t\t\t\tstruct bnxt_ulp_resource_resv_info *info,\n \t\t\t\tuint32_t num,\n+\t\t\t\tenum bnxt_ulp_session_type stype,\n \t\t\t\tstruct tf_session_resources *res)\n {\n \tuint32_t dev_id, res_type, i;\n@@ -206,6 +226,12 @@ bnxt_ulp_unnamed_resources_calc(struct bnxt_ulp_context *ulp_ctx,\n \tfor (i = 0; i < num; i++) {\n \t\tif (app_id != info[i].app_id || dev_id != info[i].device_id)\n \t\t\tcontinue;\n+\n+\t\t/* check to see if the session type matches only then include */\n+\t\tif ((stype || info[i].session_type) &&\n+\t\t    !(info[i].session_type & stype))\n+\t\t\tcontinue;\n+\n \t\tdir = info[i].direction;\n \t\tres_type = info[i].resource_type;\n \n@@ -231,6 +257,7 @@ bnxt_ulp_unnamed_resources_calc(struct bnxt_ulp_context *ulp_ctx,\n \n static int32_t\n bnxt_ulp_tf_resources_get(struct bnxt_ulp_context *ulp_ctx,\n+\t\t\t  enum bnxt_ulp_session_type stype,\n \t\t\t  struct tf_session_resources *res)\n {\n \tstruct bnxt_ulp_resource_resv_info *unnamed = NULL;\n@@ -242,13 +269,18 @@ bnxt_ulp_tf_resources_get(struct bnxt_ulp_context *ulp_ctx,\n \t\treturn -EINVAL;\n \t}\n \n+\t/* use DEFAULT_NON_HA instead of DEFAULT resources if HA is disabled */\n+\tif (ULP_APP_HA_IS_DYNAMIC(ulp_ctx))\n+\t\tstype = ulp_ctx->cfg_data->def_session_type;\n+\n \tunnamed = bnxt_ulp_resource_resv_list_get(&unum);\n \tif (unnamed == NULL) {\n \t\tBNXT_TF_DBG(ERR, \"Unable to get resource resv list.\\n\");\n \t\treturn -EINVAL;\n \t}\n \n-\trc = bnxt_ulp_unnamed_resources_calc(ulp_ctx, unnamed, unum, res);\n+\trc = bnxt_ulp_unnamed_resources_calc(ulp_ctx, unnamed, unum, stype,\n+\t\t\t\t\t     res);\n \tif (rc)\n \t\tBNXT_TF_DBG(ERR, \"Unable to calc resources for session.\\n\");\n \n@@ -257,6 +289,7 @@ bnxt_ulp_tf_resources_get(struct bnxt_ulp_context *ulp_ctx,\n \n static int32_t\n bnxt_ulp_tf_shared_session_resources_get(struct bnxt_ulp_context *ulp_ctx,\n+\t\t\t\t\t enum bnxt_ulp_session_type stype,\n \t\t\t\t\t struct tf_session_resources *res)\n {\n \tstruct bnxt_ulp_resource_resv_info *unnamed;\n@@ -272,6 +305,10 @@ bnxt_ulp_tf_shared_session_resources_get(struct bnxt_ulp_context *ulp_ctx,\n \t/* Make sure the resources are zero before accumulating. */\n \tmemset(res, 0, sizeof(struct tf_session_resources));\n \n+\tif (bnxt_ulp_cntxt_ha_enabled(ulp_ctx) &&\n+\t    stype == BNXT_ULP_SESSION_TYPE_SHARED)\n+\t\tstype = ulp_ctx->cfg_data->hu_session_type;\n+\n \t/*\n \t * Shared resources are comprised of both named and unnamed resources.\n \t * First get the unnamed counts, and then add the named to the result.\n@@ -282,9 +319,11 @@ bnxt_ulp_tf_shared_session_resources_get(struct bnxt_ulp_context *ulp_ctx,\n \t\tBNXT_TF_DBG(ERR, \"Unable to get shared resource resv list.\\n\");\n \t\treturn -EINVAL;\n \t}\n-\trc = bnxt_ulp_unnamed_resources_calc(ulp_ctx, unnamed, unum, res);\n+\trc = bnxt_ulp_unnamed_resources_calc(ulp_ctx, unnamed, unum, stype,\n+\t\t\t\t\t     res);\n \tif (rc) {\n-\t\tBNXT_TF_DBG(ERR, \"Unable to calc resources for shared session.\\n\");\n+\t\tBNXT_TF_DBG(ERR,\n+\t\t\t    \"Unable to calc resources for shared session.\\n\");\n \t\treturn -EINVAL;\n \t}\n \n@@ -294,7 +333,7 @@ bnxt_ulp_tf_shared_session_resources_get(struct bnxt_ulp_context *ulp_ctx,\n \t\tBNXT_TF_DBG(ERR, \"Unable to get app global resource list\\n\");\n \t\treturn -EINVAL;\n \t}\n-\trc = bnxt_ulp_named_resources_calc(ulp_ctx, named, nnum, res);\n+\trc = bnxt_ulp_named_resources_calc(ulp_ctx, named, nnum, stype, res);\n \tif (rc)\n \t\tBNXT_TF_DBG(ERR, \"Unable to calc named resources\\n\");\n \n@@ -356,17 +395,127 @@ bnxt_ulp_cntxt_app_caps_init(struct bnxt *bp,\n \treturn 0;\n }\n \n+/* Function to set the number for vxlan_ip (custom vxlan) port into the context */\n+int\n+bnxt_ulp_vxlan_ip_port_set(struct bnxt_ulp_context *ulp_ctx,\n+\t\t\t   uint32_t vxlan_ip_port)\n+{\n+\tif (!ulp_ctx || !ulp_ctx->cfg_data)\n+\t\treturn -EINVAL;\n+\n+\tulp_ctx->cfg_data->vxlan_ip_port = vxlan_ip_port;\n+\n+\treturn 0;\n+}\n+\n+/* Function to retrieve the vxlan_ip (custom vxlan) port from the context. */\n+unsigned int\n+bnxt_ulp_vxlan_ip_port_get(struct bnxt_ulp_context *ulp_ctx)\n+{\n+\tif (!ulp_ctx || !ulp_ctx->cfg_data)\n+\t\treturn 0;\n+\n+\treturn (unsigned int)ulp_ctx->cfg_data->vxlan_ip_port;\n+}\n+\n+/* Function to set the number for vxlan port into the context */\n+int\n+bnxt_ulp_vxlan_port_set(struct bnxt_ulp_context *ulp_ctx,\n+\t\t\tuint32_t vxlan_port)\n+{\n+\tif (!ulp_ctx || !ulp_ctx->cfg_data)\n+\t\treturn -EINVAL;\n+\n+\tulp_ctx->cfg_data->vxlan_port = vxlan_port;\n+\n+\treturn 0;\n+}\n+\n+/* Function to retrieve the vxlan port from the context. */\n+unsigned int\n+bnxt_ulp_vxlan_port_get(struct bnxt_ulp_context *ulp_ctx)\n+{\n+\tif (!ulp_ctx || !ulp_ctx->cfg_data)\n+\t\treturn 0;\n+\n+\treturn (unsigned int)ulp_ctx->cfg_data->vxlan_port;\n+}\n+\n+static inline uint32_t\n+bnxt_ulp_session_idx_get(enum bnxt_ulp_session_type session_type) {\n+\tif (session_type & BNXT_ULP_SESSION_TYPE_SHARED)\n+\t\treturn 1;\n+\telse if (session_type & BNXT_ULP_SESSION_TYPE_SHARED_WC)\n+\t\treturn 2;\n+\treturn 0;\n+}\n+\n+/* Function to set the tfp session details in session */\n+static int32_t\n+bnxt_ulp_session_tfp_set(struct bnxt_ulp_session_state *session,\n+\t\t\t enum bnxt_ulp_session_type session_type,\n+\t\t\t struct tf *tfp)\n+{\n+\tuint32_t idx = bnxt_ulp_session_idx_get(session_type);\n+\tint32_t rc = 0;\n+\n+\tif (!session->session_opened[idx]) {\n+\t\tsession->g_tfp[idx] = rte_zmalloc(\"bnxt_ulp_session_tfp\",\n+\t\t\t\t\t\t  sizeof(struct tf), 0);\n+\t\tif (!session->g_tfp[idx]) {\n+\t\t\tBNXT_TF_DBG(DEBUG, \"Failed to alloc session tfp\\n\");\n+\t\t\treturn -ENOMEM;\n+\t\t}\n+\t\tsession->g_tfp[idx]->session  = tfp->session;\n+\t\tsession->session_opened[idx] = 1;\n+\t}\n+\treturn rc;\n+}\n+\n+/* Function to get the tfp session details in session */\n+static struct tf_session_info *\n+bnxt_ulp_session_tfp_get(struct bnxt_ulp_session_state *session,\n+\t\t\t enum bnxt_ulp_session_type session_type)\n+{\n+\tuint32_t idx = bnxt_ulp_session_idx_get(session_type);\n+\n+\tif (session->session_opened[idx])\n+\t\treturn session->g_tfp[idx]->session;\n+\treturn NULL;\n+}\n+\n+static uint32_t\n+bnxt_ulp_session_is_open(struct bnxt_ulp_session_state *session,\n+\t\t\t enum bnxt_ulp_session_type session_type)\n+{\n+\tuint32_t idx = bnxt_ulp_session_idx_get(session_type);\n+\n+\treturn session->session_opened[idx];\n+}\n+\n+/* Function to reset the tfp session details in session */\n+static void\n+bnxt_ulp_session_tfp_reset(struct bnxt_ulp_session_state *session,\n+\t\t\t   enum bnxt_ulp_session_type session_type)\n+{\n+\tuint32_t idx = bnxt_ulp_session_idx_get(session_type);\n+\n+\tif (session->session_opened[idx]) {\n+\t\tsession->session_opened[idx] = 0;\n+\t\trte_free(session->g_tfp[idx]);\n+\t\tsession->g_tfp[idx] = NULL;\n+\t}\n+}\n+\n static void\n ulp_ctx_shared_session_close(struct bnxt *bp,\n+\t\t\t     enum bnxt_ulp_session_type session_type,\n \t\t\t     struct bnxt_ulp_session_state *session)\n {\n \tstruct tf *tfp;\n \tint32_t rc;\n \n-\tif (!bnxt_ulp_cntxt_shared_session_enabled(bp->ulp_ctx))\n-\t\treturn;\n-\n-\ttfp = bnxt_ulp_cntxt_shared_tfp_get(bp->ulp_ctx);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(bp->ulp_ctx, session_type);\n \tif (!tfp) {\n \t\t/*\n \t\t * Log it under debug since this is likely a case of the\n@@ -380,29 +529,26 @@ ulp_ctx_shared_session_close(struct bnxt *bp,\n \tif (rc)\n \t\tBNXT_TF_DBG(ERR, \"Failed to close the shared session rc=%d.\\n\",\n \t\t\t    rc);\n-\t(void)bnxt_ulp_cntxt_shared_tfp_set(bp->ulp_ctx, NULL);\n-\n-\tsession->g_shared_tfp.session = NULL;\n+\t(void)bnxt_ulp_cntxt_tfp_set(bp->ulp_ctx, session_type, NULL);\n+\tbnxt_ulp_session_tfp_reset(session, session_type);\n }\n \n static int32_t\n ulp_ctx_shared_session_open(struct bnxt *bp,\n+\t\t\t    enum bnxt_ulp_session_type session_type,\n \t\t\t    struct bnxt_ulp_session_state *session)\n {\n \tstruct rte_eth_dev *ethdev = bp->eth_dev;\n \tstruct tf_session_resources *resources;\n \tstruct tf_open_session_parms parms;\n-\tsize_t copy_nbytes;\n+\tsize_t nb;\n \tuint32_t ulp_dev_id = BNXT_ULP_DEVICE_ID_LAST;\n \tint32_t\trc = 0;\n \tuint8_t app_id;\n-\n-\t/* only perform this if shared session is enabled. */\n-\tif (!bnxt_ulp_cntxt_shared_session_enabled(bp->ulp_ctx))\n-\t\treturn 0;\n+\tstruct tf *tfp;\n+\tuint8_t pool_id;\n \n \tmemset(&parms, 0, sizeof(parms));\n-\n \trc = rte_eth_dev_get_name_by_port(ethdev->data->port_id,\n \t\t\t\t\t  parms.ctrl_chan_name);\n \tif (rc) {\n@@ -416,21 +562,39 @@ ulp_ctx_shared_session_open(struct bnxt *bp,\n \t * Need to account for size of ctrl_chan_name and 1 extra for Null\n \t * terminator\n \t */\n-\tcopy_nbytes = sizeof(parms.ctrl_chan_name) -\n-\t\tstrlen(parms.ctrl_chan_name) - 1;\n+\tnb = sizeof(parms.ctrl_chan_name) - strlen(parms.ctrl_chan_name) - 1;\n \n \t/*\n \t * Build the ctrl_chan_name with shared token.\n \t * When HA is enabled, the WC TCAM needs extra management by the core,\n \t * so add the wc_tcam string to the control channel.\n \t */\n-\tif (bnxt_ulp_cntxt_ha_enabled(bp->ulp_ctx))\n-\t\tstrncat(parms.ctrl_chan_name, \"-tf_shared-wc_tcam\",\n-\t\t\tcopy_nbytes);\n-\telse\n-\t\tstrncat(parms.ctrl_chan_name, \"-tf_shared\", copy_nbytes);\n+\tpool_id = bp->ulp_ctx->cfg_data->ha_pool_id;\n+\tif (!bnxt_ulp_cntxt_multi_shared_session_enabled(bp->ulp_ctx)) {\n+\t\tif (bnxt_ulp_cntxt_ha_enabled(bp->ulp_ctx))\n+\t\t\tstrncat(parms.ctrl_chan_name, \"-tf_shared-wc_tcam\", nb);\n+\t\telse\n+\t\t\tstrncat(parms.ctrl_chan_name, \"-tf_shared\", nb);\n+\t} else if (bnxt_ulp_cntxt_multi_shared_session_enabled(bp->ulp_ctx)) {\n+\t\tif (session_type == BNXT_ULP_SESSION_TYPE_SHARED) {\n+\t\t\tstrncat(parms.ctrl_chan_name, \"-tf_shared\", nb);\n+\t\t} else if (session_type == BNXT_ULP_SESSION_TYPE_SHARED_WC) {\n+\t\t\tchar session_pool_name[64];\n+\n+\t\t\tsprintf(session_pool_name, \"-tf_shared-pool%d\",\n+\t\t\t\tpool_id);\n+\n+\t\t\tif (nb >= strlen(session_pool_name)) {\n+\t\t\t\tstrncat(parms.ctrl_chan_name, session_pool_name, nb);\n+\t\t\t} else {\n+\t\t\t\tBNXT_TF_DBG(ERR, \"No space left for session_name\\n\");\n+\t\t\t\treturn -EINVAL;\n+\t\t\t}\n+\t\t}\n+\t}\n \n-\trc = bnxt_ulp_tf_shared_session_resources_get(bp->ulp_ctx, resources);\n+\trc = bnxt_ulp_tf_shared_session_resources_get(bp->ulp_ctx, session_type,\n+\t\t\t\t\t\t      resources);\n \tif (rc)\n \t\treturn rc;\n \n@@ -446,32 +610,15 @@ ulp_ctx_shared_session_open(struct bnxt *bp,\n \t\treturn rc;\n \t}\n \n-\tswitch (ulp_dev_id) {\n-\tcase BNXT_ULP_DEVICE_ID_WH_PLUS:\n-\t\tparms.device_type = TF_DEVICE_TYPE_P5;\n-\t\tbreak;\n-\tcase BNXT_ULP_DEVICE_ID_STINGRAY:\n-\t\tparms.device_type = TF_DEVICE_TYPE_SR;\n-\t\tbreak;\n-\tcase BNXT_ULP_DEVICE_ID_THOR:\n-\t\tparms.device_type = TF_DEVICE_TYPE_P4;\n-\t\tbreak;\n-\tdefault:\n-\t\tBNXT_TF_DBG(ERR, \"Unable to determine dev for opening session.\\n\");\n-\t\treturn rc;\n-\t}\n-\n+\ttfp = bnxt_ulp_bp_tfp_get(bp, session_type);\n+\tparms.device_type = bnxt_ulp_cntxt_convert_dev_id(ulp_dev_id);\n \tparms.bp = bp;\n-\tif (app_id == 0)\n-\t\tparms.wc_num_slices = TF_WC_TCAM_2_SLICE_PER_ROW;\n-\telse\n-\t\tparms.wc_num_slices = TF_WC_TCAM_1_SLICE_PER_ROW;\n \n \t/*\n \t * Open the session here, but the collect the resources during the\n \t * mapper initialization.\n \t */\n-\trc = tf_open_session(&bp->tfp_shared, &parms);\n+\trc = tf_open_session(tfp, &parms);\n \tif (rc)\n \t\treturn rc;\n \n@@ -481,40 +628,70 @@ ulp_ctx_shared_session_open(struct bnxt *bp,\n \t\tBNXT_TF_DBG(DEBUG, \"Shared session attached.\\n\");\n \n \t/* Save the shared session in global data */\n-\tif (!session->g_shared_tfp.session)\n-\t\tsession->g_shared_tfp.session = bp->tfp_shared.session;\n+\trc = bnxt_ulp_session_tfp_set(session, session_type, tfp);\n+\tif (rc) {\n+\t\tBNXT_TF_DBG(ERR, \"Failed to add shared tfp to session\\n\");\n+\t\treturn rc;\n+\t}\n \n-\trc = bnxt_ulp_cntxt_shared_tfp_set(bp->ulp_ctx, &bp->tfp_shared);\n-\tif (rc)\n+\trc = bnxt_ulp_cntxt_tfp_set(bp->ulp_ctx, session_type, tfp);\n+\tif (rc) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to add shared tfp to ulp (%d)\\n\", rc);\n+\t\treturn rc;\n+\t}\n \n \treturn rc;\n }\n \n static int32_t\n ulp_ctx_shared_session_attach(struct bnxt *bp,\n-\t\t\t      struct bnxt_ulp_session_state *session)\n+\t\t\t      struct bnxt_ulp_session_state *ses)\n {\n+\tenum bnxt_ulp_session_type type;\n+\tstruct tf *tfp;\n \tint32_t rc = 0;\n \n \t/* Simply return success if shared session not enabled */\n \tif (bnxt_ulp_cntxt_shared_session_enabled(bp->ulp_ctx)) {\n-\t\tbp->tfp_shared.session = session->g_shared_tfp.session;\n-\t\trc = ulp_ctx_shared_session_open(bp, session);\n+\t\ttype = BNXT_ULP_SESSION_TYPE_SHARED;\n+\t\ttfp = bnxt_ulp_bp_tfp_get(bp, type);\n+\t\ttfp->session = bnxt_ulp_session_tfp_get(ses, type);\n+\t\trc = ulp_ctx_shared_session_open(bp, type, ses);\n+\t}\n+\n+\tif (bnxt_ulp_cntxt_multi_shared_session_enabled(bp->ulp_ctx)) {\n+\t\ttype = BNXT_ULP_SESSION_TYPE_SHARED_WC;\n+\t\ttfp = bnxt_ulp_bp_tfp_get(bp, type);\n+\t\ttfp->session = bnxt_ulp_session_tfp_get(ses, type);\n+\t\trc = ulp_ctx_shared_session_open(bp, type, ses);\n \t}\n \n+\tif (!rc)\n+\t\tbnxt_ulp_cntxt_num_shared_clients_set(bp->ulp_ctx, true);\n+\n \treturn rc;\n }\n \n static void\n ulp_ctx_shared_session_detach(struct bnxt *bp)\n {\n+\tstruct tf *tfp;\n+\n \tif (bnxt_ulp_cntxt_shared_session_enabled(bp->ulp_ctx)) {\n-\t\tif (bp->tfp_shared.session) {\n-\t\t\ttf_close_session(&bp->tfp_shared);\n-\t\t\tbp->tfp_shared.session = NULL;\n+\t\ttfp = bnxt_ulp_bp_tfp_get(bp, BNXT_ULP_SESSION_TYPE_SHARED);\n+\t\tif (tfp->session) {\n+\t\t\ttf_close_session(tfp);\n+\t\t\ttfp->session = NULL;\n \t\t}\n \t}\n+\tif (bnxt_ulp_cntxt_multi_shared_session_enabled(bp->ulp_ctx)) {\n+\t\ttfp = bnxt_ulp_bp_tfp_get(bp, BNXT_ULP_SESSION_TYPE_SHARED_WC);\n+\t\tif (tfp->session) {\n+\t\t\ttf_close_session(tfp);\n+\t\t\ttfp->session = NULL;\n+\t\t}\n+\t}\n+\tbnxt_ulp_cntxt_num_shared_clients_set(bp->ulp_ctx, false);\n }\n \n /*\n@@ -538,6 +715,7 @@ ulp_ctx_session_open(struct bnxt *bp,\n \tstruct tf_session_resources\t*resources;\n \tuint32_t ulp_dev_id = BNXT_ULP_DEVICE_ID_LAST;\n \tuint8_t app_id;\n+\tstruct tf *tfp;\n \n \tmemset(&params, 0, sizeof(params));\n \n@@ -561,43 +739,29 @@ ulp_ctx_session_open(struct bnxt *bp,\n \t\treturn rc;\n \t}\n \n-\tswitch (ulp_dev_id) {\n-\tcase BNXT_ULP_DEVICE_ID_WH_PLUS:\n-\t\tparams.device_type = TF_DEVICE_TYPE_P5;\n-\t\tbreak;\n-\tcase BNXT_ULP_DEVICE_ID_STINGRAY:\n-\t\tparams.device_type = TF_DEVICE_TYPE_SR;\n-\t\tbreak;\n-\tcase BNXT_ULP_DEVICE_ID_THOR:\n-\t\tparams.device_type = TF_DEVICE_TYPE_P4;\n-\t\tbreak;\n-\tdefault:\n-\t\tBNXT_TF_DBG(ERR, \"Unable to determine device for opening session.\\n\");\n-\t\treturn rc;\n-\t}\n-\n+\tparams.device_type = bnxt_ulp_cntxt_convert_dev_id(ulp_dev_id);\n \tresources = &params.resources;\n-\trc = bnxt_ulp_tf_resources_get(bp->ulp_ctx, resources);\n+\trc = bnxt_ulp_tf_resources_get(bp->ulp_ctx,\n+\t\t\t\t       BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t\t\t\t       resources);\n \tif (rc)\n \t\treturn rc;\n \n \tparams.bp = bp;\n-\tif (app_id == 0)\n-\t\tparams.wc_num_slices = TF_WC_TCAM_2_SLICE_PER_ROW;\n-\telse\n-\t\tparams.wc_num_slices = TF_WC_TCAM_1_SLICE_PER_ROW;\n \n-\trc = tf_open_session(&bp->tfp, &params);\n+\ttfp = bnxt_ulp_bp_tfp_get(bp, BNXT_ULP_SESSION_TYPE_DEFAULT);\n+\trc = tf_open_session(tfp, &params);\n \tif (rc) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to open TF session - %s, rc = %d\\n\",\n \t\t\t    params.ctrl_chan_name, rc);\n \t\treturn -EINVAL;\n \t}\n-\tif (!session->session_opened) {\n-\t\tsession->session_opened = 1;\n-\t\tsession->g_tfp = rte_zmalloc(\"bnxt_ulp_session_tfp\",\n-\t\t\t\t\t     sizeof(struct tf), 0);\n-\t\tsession->g_tfp->session = bp->tfp.session;\n+\trc = bnxt_ulp_session_tfp_set(session,\n+\t\t\t\t      BNXT_ULP_SESSION_TYPE_DEFAULT, tfp);\n+\tif (rc) {\n+\t\tBNXT_TF_DBG(ERR, \"Failed to set TF session - %s, rc = %d\\n\",\n+\t\t\t    params.ctrl_chan_name, rc);\n+\t\treturn -EINVAL;\n \t}\n \treturn rc;\n }\n@@ -610,12 +774,14 @@ static void\n ulp_ctx_session_close(struct bnxt *bp,\n \t\t      struct bnxt_ulp_session_state *session)\n {\n+\tstruct tf *tfp;\n+\n \t/* close the session in the hardware */\n-\tif (session->session_opened)\n-\t\ttf_close_session(&bp->tfp);\n-\tsession->session_opened = 0;\n-\trte_free(session->g_tfp);\n-\tsession->g_tfp = NULL;\n+\tif (bnxt_ulp_session_is_open(session, BNXT_ULP_SESSION_TYPE_DEFAULT)) {\n+\t\ttfp = bnxt_ulp_bp_tfp_get(bp, BNXT_ULP_SESSION_TYPE_DEFAULT);\n+\t\ttf_close_session(tfp);\n+\t}\n+\tbnxt_ulp_session_tfp_reset(session, BNXT_ULP_SESSION_TYPE_DEFAULT);\n }\n \n static void\n@@ -678,6 +844,7 @@ ulp_eem_tbl_scope_init(struct bnxt *bp)\n \tstruct bnxt_ulp_device_params *dparms;\n \tenum bnxt_ulp_flow_mem_type mtype;\n \tuint32_t dev_id;\n+\tstruct tf *tfp;\n \tint rc;\n \n \t/* Get the dev specific number of flows that needed to be supported. */\n@@ -700,12 +867,14 @@ ulp_eem_tbl_scope_init(struct bnxt *bp)\n \t}\n \n \tbnxt_init_tbl_scope_parms(bp, &params);\n-\trc = tf_alloc_tbl_scope(&bp->tfp, &params);\n+\ttfp = bnxt_ulp_bp_tfp_get(bp, BNXT_ULP_SESSION_TYPE_DEFAULT);\n+\trc = tf_alloc_tbl_scope(tfp, &params);\n \tif (rc) {\n \t\tBNXT_TF_DBG(ERR, \"Unable to allocate eem table scope rc = %d\\n\",\n \t\t\t    rc);\n \t\treturn rc;\n \t}\n+\n \trc = bnxt_ulp_cntxt_tbl_scope_id_set(bp->ulp_ctx, params.tbl_scope_id);\n \tif (rc) {\n \t\tBNXT_TF_DBG(ERR, \"Unable to set table scope id\\n\");\n@@ -729,7 +898,7 @@ ulp_eem_tbl_scope_deinit(struct bnxt *bp, struct bnxt_ulp_context *ulp_ctx)\n \tif (!ulp_ctx || !ulp_ctx->cfg_data)\n \t\treturn -EINVAL;\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SHARED_SESSION_NO);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SESSION_TYPE_DEFAULT);\n \tif (!tfp) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to get the truflow pointer\\n\");\n \t\treturn -EINVAL;\n@@ -777,7 +946,16 @@ ulp_ctx_deinit(struct bnxt *bp,\n \tulp_ctx_session_close(bp, session);\n \n \t/* The shared session must be closed last. */\n-\tulp_ctx_shared_session_close(bp, session);\n+\tif (bnxt_ulp_cntxt_shared_session_enabled(bp->ulp_ctx))\n+\t\tulp_ctx_shared_session_close(bp, BNXT_ULP_SESSION_TYPE_SHARED,\n+\t\t\t\t\t     session);\n+\n+\tif (bnxt_ulp_cntxt_multi_shared_session_enabled(bp->ulp_ctx))\n+\t\tulp_ctx_shared_session_close(bp,\n+\t\t\t\t\t     BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t\t\t\t\t     session);\n+\n+\tbnxt_ulp_cntxt_num_shared_clients_set(bp->ulp_ctx, false);\n \n \t/* Free the contents */\n \tif (session->cfg_data) {\n@@ -796,6 +974,8 @@ ulp_ctx_init(struct bnxt *bp,\n \tstruct bnxt_ulp_data\t*ulp_data;\n \tint32_t\t\t\trc = 0;\n \tenum bnxt_ulp_device_id devid;\n+\tenum bnxt_ulp_session_type stype;\n+\tstruct tf *tfp;\n \n \t/* Initialize the context entries list */\n \tbnxt_ulp_cntxt_list_init();\n@@ -851,22 +1031,42 @@ ulp_ctx_init(struct bnxt *bp,\n \t * Shared session must be created before first regular session but after\n \t * the ulp_ctx is valid.\n \t */\n-\trc = ulp_ctx_shared_session_open(bp, session);\n-\tif (rc) {\n-\t\tBNXT_TF_DBG(ERR, \"Unable to open shared session (%d)\\n\", rc);\n-\t\tgoto error_deinit;\n+\tif (bnxt_ulp_cntxt_shared_session_enabled(bp->ulp_ctx)) {\n+\t\trc = ulp_ctx_shared_session_open(bp,\n+\t\t\t\t\t\t BNXT_ULP_SESSION_TYPE_SHARED,\n+\t\t\t\t\t\t session);\n+\t\tif (rc) {\n+\t\t\tBNXT_TF_DBG(ERR, \"Unable to open shared session (%d)\\n\",\n+\t\t\t\t    rc);\n+\t\t\tgoto error_deinit;\n+\t\t}\n \t}\n \n+\t/* Multiple session support */\n+\tif (bnxt_ulp_cntxt_multi_shared_session_enabled(bp->ulp_ctx)) {\n+\t\tstype = BNXT_ULP_SESSION_TYPE_SHARED_WC;\n+\t\trc = ulp_ctx_shared_session_open(bp, stype, session);\n+\t\tif (rc) {\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"Unable to open shared wc session (%d)\\n\",\n+\t\t\t\t    rc);\n+\t\t\tgoto error_deinit;\n+\t\t}\n+\t}\n+\tbnxt_ulp_cntxt_num_shared_clients_set(bp->ulp_ctx, true);\n+\n+\n \t/* Open the ulp session. */\n \trc = ulp_ctx_session_open(bp, session);\n \tif (rc)\n \t\tgoto error_deinit;\n \n-\tbnxt_ulp_cntxt_tfp_set(bp->ulp_ctx, &bp->tfp);\n+\ttfp = bnxt_ulp_bp_tfp_get(bp, BNXT_ULP_SESSION_TYPE_DEFAULT);\n+\tbnxt_ulp_cntxt_tfp_set(bp->ulp_ctx, BNXT_ULP_SESSION_TYPE_DEFAULT, tfp);\n \treturn rc;\n \n error_deinit:\n-\tsession->session_opened = 1;\n+\tsession->session_opened[BNXT_ULP_SESSION_TYPE_DEFAULT] = 1;\n \t(void)ulp_ctx_deinit(bp, session);\n \treturn rc;\n }\n@@ -932,6 +1132,7 @@ ulp_ctx_attach(struct bnxt *bp,\n {\n \tint32_t rc = 0;\n \tuint32_t flags, dev_id = BNXT_ULP_DEVICE_ID_LAST;\n+\tstruct tf *tfp;\n \tuint8_t app_id;\n \n \t/* Increment the ulp context data reference count usage. */\n@@ -939,7 +1140,9 @@ ulp_ctx_attach(struct bnxt *bp,\n \tbp->ulp_ctx->cfg_data->ref_cnt++;\n \n \t/* update the session details in bnxt tfp */\n-\tbp->tfp.session = session->g_tfp->session;\n+\ttfp = bnxt_ulp_bp_tfp_get(bp, BNXT_ULP_SESSION_TYPE_DEFAULT);\n+\ttfp->session = bnxt_ulp_session_tfp_get(session,\n+\t\t\t\t\t\tBNXT_ULP_SESSION_TYPE_DEFAULT);\n \n \t/* Add the context to the context entries list */\n \trc = bnxt_ulp_cntxt_list_add(bp->ulp_ctx);\n@@ -975,20 +1178,23 @@ ulp_ctx_attach(struct bnxt *bp,\n \trc = ulp_ctx_session_open(bp, session);\n \tif (rc) {\n \t\tPMD_DRV_LOG(ERR, \"Failed to open ctxt session, rc:%d\\n\", rc);\n-\t\tbp->tfp.session = NULL;\n+\t\ttfp->session = NULL;\n \t\treturn rc;\n \t}\n \n-\tbnxt_ulp_cntxt_tfp_set(bp->ulp_ctx, &bp->tfp);\n+\tbnxt_ulp_cntxt_tfp_set(bp->ulp_ctx, BNXT_ULP_SESSION_TYPE_DEFAULT, tfp);\n \treturn rc;\n }\n \n static void\n ulp_ctx_detach(struct bnxt *bp)\n {\n-\tif (bp->tfp.session) {\n-\t\ttf_close_session(&bp->tfp);\n-\t\tbp->tfp.session = NULL;\n+\tstruct tf *tfp;\n+\n+\ttfp = bnxt_ulp_bp_tfp_get(bp, BNXT_ULP_SESSION_TYPE_DEFAULT);\n+\tif (tfp->session) {\n+\t\ttf_close_session(tfp);\n+\t\ttfp->session = NULL;\n \t}\n }\n \n@@ -1121,6 +1327,7 @@ bnxt_ulp_global_cfg_update(struct bnxt *bp,\n \tuint32_t global_cfg = 0;\n \tint rc;\n \tstruct tf_global_cfg_parms parms = { 0 };\n+\tstruct tf *tfp;\n \n \t/* Initialize the params */\n \tparms.dir = dir,\n@@ -1129,7 +1336,8 @@ bnxt_ulp_global_cfg_update(struct bnxt *bp,\n \tparms.config = (uint8_t *)&global_cfg,\n \tparms.config_sz_in_bytes = sizeof(global_cfg);\n \n-\trc = tf_get_global_cfg(&bp->tfp, &parms);\n+\ttfp = bnxt_ulp_bp_tfp_get(bp, BNXT_ULP_SESSION_TYPE_DEFAULT);\n+\trc = tf_get_global_cfg(tfp, &parms);\n \tif (rc) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to get global cfg 0x%x rc:%d\\n\",\n \t\t\t    type, rc);\n@@ -1142,7 +1350,7 @@ bnxt_ulp_global_cfg_update(struct bnxt *bp,\n \t\tglobal_cfg &= ~value;\n \n \t/* SET the register RE_CFA_REG_ACT_TECT */\n-\trc = tf_set_global_cfg(&bp->tfp, &parms);\n+\trc = tf_set_global_cfg(tfp, &parms);\n \tif (rc) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to set global cfg 0x%x rc:%d\\n\",\n \t\t\t    type, rc);\n@@ -1473,7 +1681,7 @@ bnxt_ulp_port_init(struct bnxt *bp)\n \t}\n \n \t/* update the port database for the given interface */\n-\trc = ulp_port_db_dev_port_intf_update(bp->ulp_ctx, bp->eth_dev);\n+\trc = ulp_port_db_port_update(bp->ulp_ctx, bp->eth_dev);\n \tif (rc) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to update port database\\n\");\n \t\tgoto jump_to_error;\n@@ -1624,6 +1832,12 @@ bnxt_ulp_cntxt_shared_session_enabled(struct bnxt_ulp_context *ulp_ctx)\n \treturn ULP_SHARED_SESSION_IS_ENABLED(ulp_ctx->cfg_data->ulp_flags);\n }\n \n+bool\n+bnxt_ulp_cntxt_multi_shared_session_enabled(struct bnxt_ulp_context *ulp_ctx)\n+{\n+\treturn ULP_MULTI_SHARED_IS_SUPPORTED(ulp_ctx);\n+}\n+\n int32_t\n bnxt_ulp_cntxt_app_id_set(struct bnxt_ulp_context *ulp_ctx, uint8_t app_id)\n {\n@@ -1721,74 +1935,86 @@ bnxt_ulp_cntxt_tbl_scope_id_set(struct bnxt_ulp_context *ulp_ctx,\n \treturn -EINVAL;\n }\n \n-/* Function to set the shared tfp session details from the ulp context. */\n-int32_t\n-bnxt_ulp_cntxt_shared_tfp_set(struct bnxt_ulp_context *ulp, struct tf *tfp)\n-{\n-\tif (!ulp) {\n-\t\tBNXT_TF_DBG(ERR, \"Invalid arguments\\n\");\n-\t\treturn -EINVAL;\n-\t}\n-\n-\tif (tfp == NULL) {\n-\t\tif (ulp->cfg_data->num_shared_clients > 0)\n-\t\t\tulp->cfg_data->num_shared_clients--;\n-\t} else {\n-\t\tulp->cfg_data->num_shared_clients++;\n-\t}\n-\n-\tulp->g_shared_tfp = tfp;\n-\treturn 0;\n-}\n-\n-/* Function to get the shared tfp session details from the ulp context. */\n-struct tf *\n-bnxt_ulp_cntxt_shared_tfp_get(struct bnxt_ulp_context *ulp)\n+/* Function to get the number of shared clients attached */\n+uint8_t\n+bnxt_ulp_cntxt_num_shared_clients_get(struct bnxt_ulp_context *ulp)\n {\n-\tif (!ulp) {\n+\tif (ulp == NULL || ulp->cfg_data == NULL) {\n \t\tBNXT_TF_DBG(ERR, \"Invalid arguments\\n\");\n-\t\treturn NULL;\n+\t\treturn 0;\n \t}\n-\treturn ulp->g_shared_tfp;\n+\treturn ulp->cfg_data->num_shared_clients;\n }\n \n-/* Function to get the number of shared clients attached */\n-uint8_t\n-bnxt_ulp_cntxt_num_shared_clients_get(struct bnxt_ulp_context *ulp)\n+/* Function to set the number of shared clients */\n+int\n+bnxt_ulp_cntxt_num_shared_clients_set(struct bnxt_ulp_context *ulp, bool incr)\n {\n \tif (ulp == NULL || ulp->cfg_data == NULL) {\n \t\tBNXT_TF_DBG(ERR, \"Invalid arguments\\n\");\n \t\treturn 0;\n \t}\n-\treturn ulp->cfg_data->num_shared_clients;\n+\tif (incr)\n+\t\tulp->cfg_data->num_shared_clients++;\n+\telse if (ulp->cfg_data->num_shared_clients)\n+\t\tulp->cfg_data->num_shared_clients--;\n+\n+\tBNXT_TF_DBG(DEBUG, \"%d:clients(%d)\\n\", incr,\n+\t\t    ulp->cfg_data->num_shared_clients);\n+\n+\treturn 0;\n }\n \n /* Function to set the tfp session details from the ulp context. */\n int32_t\n-bnxt_ulp_cntxt_tfp_set(struct bnxt_ulp_context *ulp, struct tf *tfp)\n+bnxt_ulp_cntxt_tfp_set(struct bnxt_ulp_context *ulp,\n+\t\t       enum bnxt_ulp_session_type s_type,\n+\t\t       struct tf *tfp)\n {\n+\tuint32_t idx = 0;\n+\n \tif (!ulp) {\n \t\tBNXT_TF_DBG(ERR, \"Invalid arguments\\n\");\n \t\treturn -EINVAL;\n \t}\n+\tif (ULP_MULTI_SHARED_IS_SUPPORTED(ulp)) {\n+\t\tif (s_type & BNXT_ULP_SESSION_TYPE_SHARED)\n+\t\t\tidx = 1;\n+\t\telse if (s_type & BNXT_ULP_SESSION_TYPE_SHARED_WC)\n+\t\t\tidx = 2;\n+\n+\t} else {\n+\t\tif ((s_type & BNXT_ULP_SESSION_TYPE_SHARED) ||\n+\t\t    (s_type & BNXT_ULP_SESSION_TYPE_SHARED_WC))\n+\t\t\tidx = 1;\n+\t}\n \n-\tulp->g_tfp = tfp;\n+\tulp->g_tfp[idx] = tfp;\n \treturn 0;\n }\n \n /* Function to get the tfp session details from the ulp context. */\n struct tf *\n bnxt_ulp_cntxt_tfp_get(struct bnxt_ulp_context *ulp,\n-\t\t       enum bnxt_ulp_shared_session shared)\n+\t\t       enum bnxt_ulp_session_type s_type)\n {\n+\tuint32_t idx = 0;\n+\n \tif (!ulp) {\n \t\tBNXT_TF_DBG(ERR, \"Invalid arguments\\n\");\n \t\treturn NULL;\n \t}\n-\tif (shared)\n-\t\treturn ulp->g_shared_tfp;\n-\telse\n-\t\treturn ulp->g_tfp;\n+\tif (ULP_MULTI_SHARED_IS_SUPPORTED(ulp)) {\n+\t\tif (s_type & BNXT_ULP_SESSION_TYPE_SHARED)\n+\t\t\tidx = 1;\n+\t\telse if (s_type & BNXT_ULP_SESSION_TYPE_SHARED_WC)\n+\t\t\tidx = 2;\n+\t} else {\n+\t\tif ((s_type & BNXT_ULP_SESSION_TYPE_SHARED) ||\n+\t\t    (s_type & BNXT_ULP_SESSION_TYPE_SHARED_WC))\n+\t\t\tidx = 1;\n+\t}\n+\treturn ulp->g_tfp[idx];\n }\n \n /*\n@@ -2079,3 +2305,41 @@ bnxt_ulp_cntxt_ptr2_app_tun_list_get(struct bnxt_ulp_context *ulp)\n \n \treturn ulp->cfg_data->app_tun;\n }\n+\n+/* Function to convert ulp dev id to regular dev id. */\n+uint32_t\n+bnxt_ulp_cntxt_convert_dev_id(uint32_t ulp_dev_id)\n+{\n+\tenum tf_device_type type = 0;\n+\n+\tswitch (ulp_dev_id) {\n+\tcase BNXT_ULP_DEVICE_ID_WH_PLUS:\n+\t\ttype = TF_DEVICE_TYPE_P4;\n+\t\tbreak;\n+\tcase BNXT_ULP_DEVICE_ID_STINGRAY:\n+\t\ttype = TF_DEVICE_TYPE_SR;\n+\t\tbreak;\n+\tcase BNXT_ULP_DEVICE_ID_THOR:\n+\t\ttype = TF_DEVICE_TYPE_P5;\n+\t\tbreak;\n+\tdefault:\n+\t\tBNXT_TF_DBG(ERR, \"Invalid device id\\n\");\n+\t\tbreak;\n+\t}\n+\treturn type;\n+}\n+\n+struct tf*\n+bnxt_ulp_bp_tfp_get(struct bnxt *bp, enum bnxt_ulp_session_type type)\n+{\n+\tenum bnxt_session_type btype;\n+\n+\tif (type & BNXT_ULP_SESSION_TYPE_SHARED)\n+\t\tbtype = BNXT_SESSION_TYPE_SHARED_COMMON;\n+\telse if (type & BNXT_ULP_SESSION_TYPE_SHARED_WC)\n+\t\tbtype = BNXT_SESSION_TYPE_SHARED_WC;\n+\telse\n+\t\tbtype = BNXT_SESSION_TYPE_REGULAR;\n+\n+\treturn bnxt_get_tfp_session(bp, btype);\n+}\ndiff --git a/drivers/net/bnxt/tf_ulp/bnxt_ulp.h b/drivers/net/bnxt/tf_ulp/bnxt_ulp.h\nindex 906d933af5..9b30851b13 100644\n--- a/drivers/net/bnxt/tf_ulp/bnxt_ulp.h\n+++ b/drivers/net/bnxt/tf_ulp/bnxt_ulp.h\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2019-2021 Broadcom\n+ * Copyright(c) 2019-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -35,6 +35,11 @@\n #define BNXT_ULP_HIGH_AVAIL_ENABLED\t0x8\n #define BNXT_ULP_APP_UNICAST_ONLY\t0x10\n #define BNXT_ULP_APP_SOCKET_DIRECT\t0x20\n+#define BNXT_ULP_APP_TOS_PROTO_SUPPORT\t0x40\n+#define BNXT_ULP_APP_BC_MC_SUPPORT\t0x80\n+#define BNXT_ULP_CUST_VXLAN_SUPPORT\t0x100\n+#define BNXT_ULP_MULTI_SHARED_SUPPORT\t0x200\n+#define BNXT_ULP_APP_HA_DYNAMIC\t\t0x400\n \n #define ULP_VF_REP_IS_ENABLED(flag)\t((flag) & BNXT_ULP_VF_REP_ENABLED)\n #define ULP_SHARED_SESSION_IS_ENABLED(flag) ((flag) &\\\n@@ -43,6 +48,17 @@\n \t\t\t\t\t\t BNXT_ULP_APP_DEV_UNSUPPORTED)\n #define ULP_HIGH_AVAIL_IS_ENABLED(flag)\t((flag) & BNXT_ULP_HIGH_AVAIL_ENABLED)\n #define ULP_SOCKET_DIRECT_IS_ENABLED(flag) ((flag) & BNXT_ULP_APP_SOCKET_DIRECT)\n+#define ULP_APP_TOS_PROTO_SUPPORT(ctx)\t((ctx)->cfg_data->ulp_flags &\\\n+\t\t\t\t\tBNXT_ULP_APP_TOS_PROTO_SUPPORT)\n+#define ULP_APP_BC_MC_SUPPORT(ctx)\t((ctx)->cfg_data->ulp_flags &\\\n+\t\t\t\t\tBNXT_ULP_APP_BC_MC_SUPPORT)\n+#define ULP_MULTI_SHARED_IS_SUPPORTED(ctx)\t((ctx)->cfg_data->ulp_flags &\\\n+\t\t\t\t\tBNXT_ULP_MULTI_SHARED_SUPPORT)\n+#define ULP_APP_HA_IS_DYNAMIC(ctx)\t((ctx)->cfg_data->ulp_flags &\\\n+\t\t\t\t\tBNXT_ULP_APP_HA_DYNAMIC)\n+\n+#define ULP_APP_CUST_VXLAN_SUPPORT(ctx)\t   ((ctx)->cfg_data->vxlan_port != 0)\n+#define ULP_APP_CUST_VXLAN_IP_SUPPORT(ctx) ((ctx)->cfg_data->vxlan_ip_port != 0)\n \n enum bnxt_ulp_flow_mem_type {\n \tBNXT_ULP_FLOW_MEM_TYPE_INT = 0,\n@@ -95,12 +111,19 @@ struct bnxt_ulp_data {\n \tuint8_t\t\t\t\tapp_id;\n \tuint8_t\t\t\t\tnum_shared_clients;\n \tstruct bnxt_flow_app_tun_ent\tapp_tun[BNXT_ULP_MAX_TUN_CACHE_ENTRIES];\n+\tuint32_t\t\t\tvxlan_port;\n+\tuint32_t\t\t\tvxlan_ip_port;\n+\tuint8_t\t\t\t\thu_reg_state;\n+\tuint8_t\t\t\t\thu_reg_cnt;\n+\tuint32_t\t\t\thu_session_type;\n+\tuint8_t\t\t\t\tha_pool_id;\n+\tenum bnxt_ulp_session_type\tdef_session_type;\n };\n \n+#define BNXT_ULP_SESSION_MAX 3\n struct bnxt_ulp_context {\n \tstruct bnxt_ulp_data\t*cfg_data;\n-\tstruct tf\t\t*g_tfp;\n-\tstruct tf\t\t*g_shared_tfp;\n+\tstruct tf\t\t*g_tfp[BNXT_ULP_SESSION_MAX];\n };\n \n struct bnxt_ulp_pci_info {\n@@ -110,13 +133,12 @@ struct bnxt_ulp_pci_info {\n \n struct bnxt_ulp_session_state {\n \tSTAILQ_ENTRY(bnxt_ulp_session_state)\tnext;\n-\tbool\t\t\t\t\tbnxt_ulp_init;\n-\tpthread_mutex_t\t\t\t\tbnxt_ulp_mutex;\n-\tstruct bnxt_ulp_pci_info\t\tpci_info;\n-\tstruct bnxt_ulp_data\t\t\t*cfg_data;\n-\tstruct tf\t\t\t\t*g_tfp;\n-\tstruct tf\t\t\t\tg_shared_tfp;\n-\tuint32_t\t\t\t\tsession_opened;\n+\tbool\t\t\t\tbnxt_ulp_init;\n+\tpthread_mutex_t\t\t\tbnxt_ulp_mutex;\n+\tstruct bnxt_ulp_pci_info\tpci_info;\n+\tstruct bnxt_ulp_data\t\t*cfg_data;\n+\tstruct tf\t\t\t*g_tfp[BNXT_ULP_SESSION_MAX];\n+\tuint32_t\t\t\tsession_opened[BNXT_ULP_SESSION_MAX];\n };\n \n /* ULP flow id structure */\n@@ -172,20 +194,14 @@ bnxt_ulp_cntxt_tbl_scope_id_get(struct bnxt_ulp_context *ulp_ctx,\n \n /* Function to set the tfp session details in the ulp context. */\n int32_t\n-bnxt_ulp_cntxt_shared_tfp_set(struct bnxt_ulp_context *ulp, struct tf *tfp);\n-\n-/* Function to get the tfp session details from ulp context. */\n-struct tf *\n-bnxt_ulp_cntxt_shared_tfp_get(struct bnxt_ulp_context *ulp);\n-\n-/* Function to set the tfp session details in the ulp context. */\n-int32_t\n-bnxt_ulp_cntxt_tfp_set(struct bnxt_ulp_context *ulp, struct tf *tfp);\n+bnxt_ulp_cntxt_tfp_set(struct bnxt_ulp_context *ulp,\n+\t\t       enum bnxt_ulp_session_type s_type,\n+\t\t       struct tf *tfp);\n \n /* Function to get the tfp session details from ulp context. */\n struct tf *\n bnxt_ulp_cntxt_tfp_get(struct bnxt_ulp_context *ulp,\n-\t\t       enum bnxt_ulp_shared_session shared);\n+\t\t       enum bnxt_ulp_session_type s_type);\n \n /* Get the device table entry based on the device id. */\n struct bnxt_ulp_device_params *\n@@ -238,6 +254,7 @@ int32_t\n ulp_default_flow_create(struct rte_eth_dev *eth_dev,\n \t\t\tstruct ulp_tlv_param *param_list,\n \t\t\tuint32_t ulp_class_tid,\n+\t\t\tuint16_t port_id,\n \t\t\tuint32_t *flow_id);\n \n /* Function to destroy default flows. */\n@@ -274,6 +291,20 @@ bnxt_ulp_cntxt_acquire_fdb_lock(struct bnxt_ulp_context\t*ulp_ctx);\n void\n bnxt_ulp_cntxt_release_fdb_lock(struct bnxt_ulp_context\t*ulp_ctx);\n \n+int32_t\n+bnxt_get_action_handle_type(const struct rte_flow_action_handle *handle,\n+\t\t\t    uint32_t *action_handle_type);\n+\n+struct bnxt_ulp_shared_act_info *\n+bnxt_ulp_shared_act_info_get(uint32_t *num_entries);\n+\n+int32_t\n+bnxt_get_action_handle_direction(const struct rte_flow_action_handle *handle,\n+\t\t\t\t uint32_t *dir);\n+\n+uint32_t\n+bnxt_get_action_handle_index(const struct rte_flow_action_handle *handle);\n+\n struct bnxt_ulp_glb_resource_info *\n bnxt_ulp_app_glb_resource_info_list_get(uint32_t *num_entries);\n \n@@ -286,6 +317,9 @@ bnxt_ulp_cntxt_app_id_get(struct bnxt_ulp_context *ulp_ctx, uint8_t *app_id);\n bool\n bnxt_ulp_cntxt_shared_session_enabled(struct bnxt_ulp_context *ulp_ctx);\n \n+bool\n+bnxt_ulp_cntxt_multi_shared_session_enabled(struct bnxt_ulp_context *ulp_ctx);\n+\n struct bnxt_ulp_app_capabilities_info *\n bnxt_ulp_app_cap_list_get(uint32_t *num_entries);\n \n@@ -315,6 +349,41 @@ bnxt_ulp_cntxt_entry_release(void);\n uint8_t\n bnxt_ulp_cntxt_num_shared_clients_get(struct bnxt_ulp_context *ulp_ctx);\n \n+int\n+bnxt_ulp_cntxt_num_shared_clients_set(struct bnxt_ulp_context *ulp_ctx,\n+\t\t\t\t      bool incr);\n+\n struct bnxt_flow_app_tun_ent *\n bnxt_ulp_cntxt_ptr2_app_tun_list_get(struct bnxt_ulp_context *ulp);\n+\n+/* Function to get the truflow app id. This defined in the build file */\n+uint32_t\n+bnxt_ulp_default_app_id_get(void);\n+\n+int\n+bnxt_ulp_vxlan_port_set(struct bnxt_ulp_context *ulp_ctx,\n+\t\t\tuint32_t vxlan_port);\n+unsigned int\n+bnxt_ulp_vxlan_port_get(struct bnxt_ulp_context *ulp_ctx);\n+int\n+bnxt_ulp_vxlan_ip_port_set(struct bnxt_ulp_context *ulp_ctx,\n+\t\t\t   uint32_t vxlan_ip_port);\n+unsigned int\n+bnxt_ulp_vxlan_ip_port_get(struct bnxt_ulp_context *ulp_ctx);\n+\n+uint32_t\n+bnxt_ulp_cntxt_convert_dev_id(uint32_t ulp_dev_id);\n+\n+int32_t\n+bnxt_ulp_ha_reg_set(struct bnxt_ulp_context *ulp_ctx,\n+\t\t    uint8_t state, uint8_t cnt);\n+\n+uint32_t\n+bnxt_ulp_ha_reg_state_get(struct bnxt_ulp_context *ulp_ctx);\n+\n+uint32_t\n+bnxt_ulp_ha_reg_cnt_get(struct bnxt_ulp_context *ulp_ctx);\n+\n+struct tf*\n+bnxt_ulp_bp_tfp_get(struct bnxt *bp, enum bnxt_ulp_session_type type);\n #endif /* _BNXT_ULP_H_ */\ndiff --git a/drivers/net/bnxt/tf_ulp/generic_templates/meson.build b/drivers/net/bnxt/tf_ulp/generic_templates/meson.build\nindex 4ace838a3c..b1e7b8cc32 100644\n--- a/drivers/net/bnxt/tf_ulp/generic_templates/meson.build\n+++ b/drivers/net/bnxt/tf_ulp/generic_templates/meson.build\n@@ -2,10 +2,7 @@\n # Copyright(c) 2018 Intel Corporation\n # Copyright(c) 2020 Broadcom\n \n-#Include the folder for headers\n includes += include_directories('.')\n-\n-#Add the source files\n sources += files(\n         'ulp_template_db_class.c',\n         'ulp_template_db_act.c',\ndiff --git a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_act.c b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_act.c\nindex ce878d8e02..7f1eba369e 100644\n--- a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_act.c\n+++ b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_act.c\n@@ -1,10 +1,8 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n-/* date: Wed Aug 25 14:37:06 2021 */\n-\n #include \"ulp_template_db_enum.h\"\n #include \"ulp_template_db_field.h\"\n #include \"ulp_template_struct.h\"\n@@ -16,98 +14,550 @@\n  */\n uint16_t ulp_act_sig_tbl[BNXT_ULP_ACT_SIG_TBL_MAX_SZ] = {\n \t[BNXT_ULP_ACT_HID_0000] = 1,\n-\t[BNXT_ULP_ACT_HID_0001] = 2,\n-\t[BNXT_ULP_ACT_HID_0400] = 3,\n-\t[BNXT_ULP_ACT_HID_01ab] = 4,\n-\t[BNXT_ULP_ACT_HID_0010] = 5,\n-\t[BNXT_ULP_ACT_HID_05ab] = 6,\n-\t[BNXT_ULP_ACT_HID_01bb] = 7,\n-\t[BNXT_ULP_ACT_HID_0002] = 8,\n-\t[BNXT_ULP_ACT_HID_0003] = 9,\n-\t[BNXT_ULP_ACT_HID_0402] = 10,\n-\t[BNXT_ULP_ACT_HID_01ad] = 11,\n-\t[BNXT_ULP_ACT_HID_0012] = 12,\n-\t[BNXT_ULP_ACT_HID_05ad] = 13,\n-\t[BNXT_ULP_ACT_HID_01bd] = 14,\n-\t[BNXT_ULP_ACT_HID_0613] = 15,\n-\t[BNXT_ULP_ACT_HID_02a9] = 16,\n-\t[BNXT_ULP_ACT_HID_0054] = 17,\n-\t[BNXT_ULP_ACT_HID_0622] = 18,\n-\t[BNXT_ULP_ACT_HID_0454] = 19,\n-\t[BNXT_ULP_ACT_HID_0064] = 20,\n-\t[BNXT_ULP_ACT_HID_0614] = 21,\n-\t[BNXT_ULP_ACT_HID_0615] = 22,\n-\t[BNXT_ULP_ACT_HID_02ab] = 23,\n-\t[BNXT_ULP_ACT_HID_0056] = 24,\n-\t[BNXT_ULP_ACT_HID_0624] = 25,\n-\t[BNXT_ULP_ACT_HID_0456] = 26,\n-\t[BNXT_ULP_ACT_HID_0066] = 27,\n-\t[BNXT_ULP_ACT_HID_048d] = 28,\n-\t[BNXT_ULP_ACT_HID_048f] = 29,\n-\t[BNXT_ULP_ACT_HID_04bc] = 30,\n-\t[BNXT_ULP_ACT_HID_00a9] = 31,\n-\t[BNXT_ULP_ACT_HID_020f] = 32,\n-\t[BNXT_ULP_ACT_HID_0153] = 33,\n-\t[BNXT_ULP_ACT_HID_04a9] = 34,\n-\t[BNXT_ULP_ACT_HID_01fc] = 35,\n-\t[BNXT_ULP_ACT_HID_04be] = 36,\n-\t[BNXT_ULP_ACT_HID_00ab] = 37,\n-\t[BNXT_ULP_ACT_HID_0211] = 38,\n-\t[BNXT_ULP_ACT_HID_0155] = 39,\n-\t[BNXT_ULP_ACT_HID_04ab] = 40,\n-\t[BNXT_ULP_ACT_HID_01fe] = 41,\n-\t[BNXT_ULP_ACT_HID_0667] = 42,\n-\t[BNXT_ULP_ACT_HID_0254] = 43,\n-\t[BNXT_ULP_ACT_HID_03ba] = 44,\n-\t[BNXT_ULP_ACT_HID_02fe] = 45,\n-\t[BNXT_ULP_ACT_HID_0654] = 46,\n-\t[BNXT_ULP_ACT_HID_03a7] = 47,\n-\t[BNXT_ULP_ACT_HID_0669] = 48,\n-\t[BNXT_ULP_ACT_HID_0256] = 49,\n-\t[BNXT_ULP_ACT_HID_03bc] = 50,\n-\t[BNXT_ULP_ACT_HID_0300] = 51,\n-\t[BNXT_ULP_ACT_HID_0656] = 52,\n-\t[BNXT_ULP_ACT_HID_03a9] = 53,\n-\t[BNXT_ULP_ACT_HID_021b] = 54,\n-\t[BNXT_ULP_ACT_HID_021c] = 55,\n-\t[BNXT_ULP_ACT_HID_021e] = 56,\n-\t[BNXT_ULP_ACT_HID_063f] = 57,\n-\t[BNXT_ULP_ACT_HID_0510] = 58,\n-\t[BNXT_ULP_ACT_HID_03c6] = 59,\n-\t[BNXT_ULP_ACT_HID_0082] = 60,\n-\t[BNXT_ULP_ACT_HID_06bb] = 61,\n-\t[BNXT_ULP_ACT_HID_021d] = 62,\n-\t[BNXT_ULP_ACT_HID_0641] = 63,\n-\t[BNXT_ULP_ACT_HID_0512] = 64,\n-\t[BNXT_ULP_ACT_HID_03c8] = 65,\n-\t[BNXT_ULP_ACT_HID_0084] = 66,\n-\t[BNXT_ULP_ACT_HID_06bd] = 67,\n-\t[BNXT_ULP_ACT_HID_06d7] = 68,\n-\t[BNXT_ULP_ACT_HID_02c4] = 69,\n-\t[BNXT_ULP_ACT_HID_042a] = 70,\n-\t[BNXT_ULP_ACT_HID_036e] = 71,\n-\t[BNXT_ULP_ACT_HID_06c4] = 72,\n-\t[BNXT_ULP_ACT_HID_0417] = 73,\n-\t[BNXT_ULP_ACT_HID_06d9] = 74,\n-\t[BNXT_ULP_ACT_HID_02c6] = 75,\n-\t[BNXT_ULP_ACT_HID_042c] = 76,\n-\t[BNXT_ULP_ACT_HID_0370] = 77,\n-\t[BNXT_ULP_ACT_HID_06c6] = 78,\n-\t[BNXT_ULP_ACT_HID_0419] = 79,\n-\t[BNXT_ULP_ACT_HID_0119] = 80,\n-\t[BNXT_ULP_ACT_HID_046f] = 81,\n-\t[BNXT_ULP_ACT_HID_05d5] = 82,\n-\t[BNXT_ULP_ACT_HID_0519] = 83,\n-\t[BNXT_ULP_ACT_HID_0106] = 84,\n-\t[BNXT_ULP_ACT_HID_05c2] = 85,\n-\t[BNXT_ULP_ACT_HID_011b] = 86,\n-\t[BNXT_ULP_ACT_HID_0471] = 87,\n-\t[BNXT_ULP_ACT_HID_05d7] = 88,\n-\t[BNXT_ULP_ACT_HID_051b] = 89,\n-\t[BNXT_ULP_ACT_HID_0108] = 90,\n-\t[BNXT_ULP_ACT_HID_05c4] = 91,\n-\t[BNXT_ULP_ACT_HID_00a2] = 92,\n-\t[BNXT_ULP_ACT_HID_00a4] = 93\n+\t[BNXT_ULP_ACT_HID_0008] = 2,\n+\t[BNXT_ULP_ACT_HID_2000] = 3,\n+\t[BNXT_ULP_ACT_HID_1988] = 4,\n+\t[BNXT_ULP_ACT_HID_0080] = 5,\n+\t[BNXT_ULP_ACT_HID_3988] = 6,\n+\t[BNXT_ULP_ACT_HID_1a08] = 7,\n+\t[BNXT_ULP_ACT_HID_0010] = 8,\n+\t[BNXT_ULP_ACT_HID_0040] = 9,\n+\t[BNXT_ULP_ACT_HID_0050] = 10,\n+\t[BNXT_ULP_ACT_HID_0018] = 11,\n+\t[BNXT_ULP_ACT_HID_2010] = 12,\n+\t[BNXT_ULP_ACT_HID_1998] = 13,\n+\t[BNXT_ULP_ACT_HID_0090] = 14,\n+\t[BNXT_ULP_ACT_HID_3998] = 15,\n+\t[BNXT_ULP_ACT_HID_1a18] = 16,\n+\t[BNXT_ULP_ACT_HID_32ea] = 17,\n+\t[BNXT_ULP_ACT_HID_32f2] = 18,\n+\t[BNXT_ULP_ACT_HID_52ea] = 19,\n+\t[BNXT_ULP_ACT_HID_4c72] = 20,\n+\t[BNXT_ULP_ACT_HID_336a] = 21,\n+\t[BNXT_ULP_ACT_HID_6c72] = 22,\n+\t[BNXT_ULP_ACT_HID_4cf2] = 23,\n+\t[BNXT_ULP_ACT_HID_32fa] = 24,\n+\t[BNXT_ULP_ACT_HID_3302] = 25,\n+\t[BNXT_ULP_ACT_HID_52fa] = 26,\n+\t[BNXT_ULP_ACT_HID_4c82] = 27,\n+\t[BNXT_ULP_ACT_HID_337a] = 28,\n+\t[BNXT_ULP_ACT_HID_6c82] = 29,\n+\t[BNXT_ULP_ACT_HID_4d02] = 30,\n+\t[BNXT_ULP_ACT_HID_0808] = 31,\n+\t[BNXT_ULP_ACT_HID_1008] = 32,\n+\t[BNXT_ULP_ACT_HID_1808] = 33,\n+\t[BNXT_ULP_ACT_HID_0818] = 34,\n+\t[BNXT_ULP_ACT_HID_1018] = 35,\n+\t[BNXT_ULP_ACT_HID_1818] = 36,\n+\t[BNXT_ULP_ACT_HID_0880] = 37,\n+\t[BNXT_ULP_ACT_HID_1080] = 38,\n+\t[BNXT_ULP_ACT_HID_1880] = 39,\n+\t[BNXT_ULP_ACT_HID_0890] = 40,\n+\t[BNXT_ULP_ACT_HID_1090] = 41,\n+\t[BNXT_ULP_ACT_HID_1890] = 42,\n+\t[BNXT_ULP_ACT_HID_3af2] = 43,\n+\t[BNXT_ULP_ACT_HID_42f2] = 44,\n+\t[BNXT_ULP_ACT_HID_4af2] = 45,\n+\t[BNXT_ULP_ACT_HID_3b02] = 46,\n+\t[BNXT_ULP_ACT_HID_4302] = 47,\n+\t[BNXT_ULP_ACT_HID_4b02] = 48,\n+\t[BNXT_ULP_ACT_HID_3b6a] = 49,\n+\t[BNXT_ULP_ACT_HID_436a] = 50,\n+\t[BNXT_ULP_ACT_HID_4b6a] = 51,\n+\t[BNXT_ULP_ACT_HID_3b7a] = 52,\n+\t[BNXT_ULP_ACT_HID_437a] = 53,\n+\t[BNXT_ULP_ACT_HID_4b7a] = 54,\n+\t[BNXT_ULP_ACT_HID_640d] = 55,\n+\t[BNXT_ULP_ACT_HID_641d] = 56,\n+\t[BNXT_ULP_ACT_HID_071a] = 57,\n+\t[BNXT_ULP_ACT_HID_0800] = 58,\n+\t[BNXT_ULP_ACT_HID_1000] = 59,\n+\t[BNXT_ULP_ACT_HID_1800] = 60,\n+\t[BNXT_ULP_ACT_HID_0810] = 61,\n+\t[BNXT_ULP_ACT_HID_1010] = 62,\n+\t[BNXT_ULP_ACT_HID_1810] = 63,\n+\t[BNXT_ULP_ACT_HID_1110] = 64,\n+\t[BNXT_ULP_ACT_HID_4420] = 65,\n+\t[BNXT_ULP_ACT_HID_2220] = 66,\n+\t[BNXT_ULP_ACT_HID_0c84] = 67,\n+\t[BNXT_ULP_ACT_HID_3f94] = 68,\n+\t[BNXT_ULP_ACT_HID_3330] = 69,\n+\t[BNXT_ULP_ACT_HID_50a4] = 70,\n+\t[BNXT_ULP_ACT_HID_1910] = 71,\n+\t[BNXT_ULP_ACT_HID_4c20] = 72,\n+\t[BNXT_ULP_ACT_HID_2a20] = 73,\n+\t[BNXT_ULP_ACT_HID_1484] = 74,\n+\t[BNXT_ULP_ACT_HID_4794] = 75,\n+\t[BNXT_ULP_ACT_HID_3b30] = 76,\n+\t[BNXT_ULP_ACT_HID_58a4] = 77,\n+\t[BNXT_ULP_ACT_HID_2110] = 78,\n+\t[BNXT_ULP_ACT_HID_5420] = 79,\n+\t[BNXT_ULP_ACT_HID_3220] = 80,\n+\t[BNXT_ULP_ACT_HID_1c84] = 81,\n+\t[BNXT_ULP_ACT_HID_4f94] = 82,\n+\t[BNXT_ULP_ACT_HID_4330] = 83,\n+\t[BNXT_ULP_ACT_HID_60a4] = 84,\n+\t[BNXT_ULP_ACT_HID_2910] = 85,\n+\t[BNXT_ULP_ACT_HID_5c20] = 86,\n+\t[BNXT_ULP_ACT_HID_3a20] = 87,\n+\t[BNXT_ULP_ACT_HID_2484] = 88,\n+\t[BNXT_ULP_ACT_HID_5794] = 89,\n+\t[BNXT_ULP_ACT_HID_4b30] = 90,\n+\t[BNXT_ULP_ACT_HID_68a4] = 91,\n+\t[BNXT_ULP_ACT_HID_1120] = 92,\n+\t[BNXT_ULP_ACT_HID_4430] = 93,\n+\t[BNXT_ULP_ACT_HID_2230] = 94,\n+\t[BNXT_ULP_ACT_HID_0c94] = 95,\n+\t[BNXT_ULP_ACT_HID_3fa4] = 96,\n+\t[BNXT_ULP_ACT_HID_3340] = 97,\n+\t[BNXT_ULP_ACT_HID_50b4] = 98,\n+\t[BNXT_ULP_ACT_HID_1920] = 99,\n+\t[BNXT_ULP_ACT_HID_4c30] = 100,\n+\t[BNXT_ULP_ACT_HID_2a30] = 101,\n+\t[BNXT_ULP_ACT_HID_1494] = 102,\n+\t[BNXT_ULP_ACT_HID_47a4] = 103,\n+\t[BNXT_ULP_ACT_HID_3b40] = 104,\n+\t[BNXT_ULP_ACT_HID_58b4] = 105,\n+\t[BNXT_ULP_ACT_HID_2120] = 106,\n+\t[BNXT_ULP_ACT_HID_5430] = 107,\n+\t[BNXT_ULP_ACT_HID_3230] = 108,\n+\t[BNXT_ULP_ACT_HID_1c94] = 109,\n+\t[BNXT_ULP_ACT_HID_4fa4] = 110,\n+\t[BNXT_ULP_ACT_HID_4340] = 111,\n+\t[BNXT_ULP_ACT_HID_60b4] = 112,\n+\t[BNXT_ULP_ACT_HID_2920] = 113,\n+\t[BNXT_ULP_ACT_HID_5c30] = 114,\n+\t[BNXT_ULP_ACT_HID_3a30] = 115,\n+\t[BNXT_ULP_ACT_HID_2494] = 116,\n+\t[BNXT_ULP_ACT_HID_57a4] = 117,\n+\t[BNXT_ULP_ACT_HID_4b40] = 118,\n+\t[BNXT_ULP_ACT_HID_68b4] = 119,\n+\t[BNXT_ULP_ACT_HID_2a98] = 120,\n+\t[BNXT_ULP_ACT_HID_5da8] = 121,\n+\t[BNXT_ULP_ACT_HID_3ba8] = 122,\n+\t[BNXT_ULP_ACT_HID_260c] = 123,\n+\t[BNXT_ULP_ACT_HID_591c] = 124,\n+\t[BNXT_ULP_ACT_HID_6a2c] = 125,\n+\t[BNXT_ULP_ACT_HID_2aa8] = 126,\n+\t[BNXT_ULP_ACT_HID_5db8] = 127,\n+\t[BNXT_ULP_ACT_HID_3bb8] = 128,\n+\t[BNXT_ULP_ACT_HID_261c] = 129,\n+\t[BNXT_ULP_ACT_HID_592c] = 130,\n+\t[BNXT_ULP_ACT_HID_6a3c] = 131,\n+\t[BNXT_ULP_ACT_HID_3298] = 132,\n+\t[BNXT_ULP_ACT_HID_65a8] = 133,\n+\t[BNXT_ULP_ACT_HID_43a8] = 134,\n+\t[BNXT_ULP_ACT_HID_2e0c] = 135,\n+\t[BNXT_ULP_ACT_HID_611c] = 136,\n+\t[BNXT_ULP_ACT_HID_722c] = 137,\n+\t[BNXT_ULP_ACT_HID_32a8] = 138,\n+\t[BNXT_ULP_ACT_HID_65b8] = 139,\n+\t[BNXT_ULP_ACT_HID_43b8] = 140,\n+\t[BNXT_ULP_ACT_HID_2e1c] = 141,\n+\t[BNXT_ULP_ACT_HID_612c] = 142,\n+\t[BNXT_ULP_ACT_HID_723c] = 143,\n+\t[BNXT_ULP_ACT_HID_3a98] = 144,\n+\t[BNXT_ULP_ACT_HID_6da8] = 145,\n+\t[BNXT_ULP_ACT_HID_4ba8] = 146,\n+\t[BNXT_ULP_ACT_HID_360c] = 147,\n+\t[BNXT_ULP_ACT_HID_691c] = 148,\n+\t[BNXT_ULP_ACT_HID_7a2c] = 149,\n+\t[BNXT_ULP_ACT_HID_3aa8] = 150,\n+\t[BNXT_ULP_ACT_HID_6db8] = 151,\n+\t[BNXT_ULP_ACT_HID_4bb8] = 152,\n+\t[BNXT_ULP_ACT_HID_361c] = 153,\n+\t[BNXT_ULP_ACT_HID_692c] = 154,\n+\t[BNXT_ULP_ACT_HID_7a3c] = 155,\n+\t[BNXT_ULP_ACT_HID_4298] = 156,\n+\t[BNXT_ULP_ACT_HID_75a8] = 157,\n+\t[BNXT_ULP_ACT_HID_53a8] = 158,\n+\t[BNXT_ULP_ACT_HID_3e0c] = 159,\n+\t[BNXT_ULP_ACT_HID_711c] = 160,\n+\t[BNXT_ULP_ACT_HID_0670] = 161,\n+\t[BNXT_ULP_ACT_HID_42a8] = 162,\n+\t[BNXT_ULP_ACT_HID_75b8] = 163,\n+\t[BNXT_ULP_ACT_HID_53b8] = 164,\n+\t[BNXT_ULP_ACT_HID_3e1c] = 165,\n+\t[BNXT_ULP_ACT_HID_712c] = 166,\n+\t[BNXT_ULP_ACT_HID_0680] = 167,\n+\t[BNXT_ULP_ACT_HID_3aea] = 168,\n+\t[BNXT_ULP_ACT_HID_42ea] = 169,\n+\t[BNXT_ULP_ACT_HID_4aea] = 170,\n+\t[BNXT_ULP_ACT_HID_3afa] = 171,\n+\t[BNXT_ULP_ACT_HID_42fa] = 172,\n+\t[BNXT_ULP_ACT_HID_4afa] = 173,\n+\t[BNXT_ULP_ACT_HID_43fa] = 174,\n+\t[BNXT_ULP_ACT_HID_770a] = 175,\n+\t[BNXT_ULP_ACT_HID_550a] = 176,\n+\t[BNXT_ULP_ACT_HID_3f6e] = 177,\n+\t[BNXT_ULP_ACT_HID_727e] = 178,\n+\t[BNXT_ULP_ACT_HID_661a] = 179,\n+\t[BNXT_ULP_ACT_HID_07d2] = 180,\n+\t[BNXT_ULP_ACT_HID_4bfa] = 181,\n+\t[BNXT_ULP_ACT_HID_034e] = 182,\n+\t[BNXT_ULP_ACT_HID_5d0a] = 183,\n+\t[BNXT_ULP_ACT_HID_476e] = 184,\n+\t[BNXT_ULP_ACT_HID_7a7e] = 185,\n+\t[BNXT_ULP_ACT_HID_6e1a] = 186,\n+\t[BNXT_ULP_ACT_HID_0fd2] = 187,\n+\t[BNXT_ULP_ACT_HID_53fa] = 188,\n+\t[BNXT_ULP_ACT_HID_0b4e] = 189,\n+\t[BNXT_ULP_ACT_HID_650a] = 190,\n+\t[BNXT_ULP_ACT_HID_4f6e] = 191,\n+\t[BNXT_ULP_ACT_HID_06c2] = 192,\n+\t[BNXT_ULP_ACT_HID_761a] = 193,\n+\t[BNXT_ULP_ACT_HID_17d2] = 194,\n+\t[BNXT_ULP_ACT_HID_5bfa] = 195,\n+\t[BNXT_ULP_ACT_HID_134e] = 196,\n+\t[BNXT_ULP_ACT_HID_6d0a] = 197,\n+\t[BNXT_ULP_ACT_HID_576e] = 198,\n+\t[BNXT_ULP_ACT_HID_0ec2] = 199,\n+\t[BNXT_ULP_ACT_HID_025e] = 200,\n+\t[BNXT_ULP_ACT_HID_1fd2] = 201,\n+\t[BNXT_ULP_ACT_HID_440a] = 202,\n+\t[BNXT_ULP_ACT_HID_771a] = 203,\n+\t[BNXT_ULP_ACT_HID_551a] = 204,\n+\t[BNXT_ULP_ACT_HID_3f7e] = 205,\n+\t[BNXT_ULP_ACT_HID_728e] = 206,\n+\t[BNXT_ULP_ACT_HID_662a] = 207,\n+\t[BNXT_ULP_ACT_HID_07e2] = 208,\n+\t[BNXT_ULP_ACT_HID_4c0a] = 209,\n+\t[BNXT_ULP_ACT_HID_035e] = 210,\n+\t[BNXT_ULP_ACT_HID_5d1a] = 211,\n+\t[BNXT_ULP_ACT_HID_477e] = 212,\n+\t[BNXT_ULP_ACT_HID_7a8e] = 213,\n+\t[BNXT_ULP_ACT_HID_6e2a] = 214,\n+\t[BNXT_ULP_ACT_HID_0fe2] = 215,\n+\t[BNXT_ULP_ACT_HID_540a] = 216,\n+\t[BNXT_ULP_ACT_HID_0b5e] = 217,\n+\t[BNXT_ULP_ACT_HID_651a] = 218,\n+\t[BNXT_ULP_ACT_HID_4f7e] = 219,\n+\t[BNXT_ULP_ACT_HID_06d2] = 220,\n+\t[BNXT_ULP_ACT_HID_762a] = 221,\n+\t[BNXT_ULP_ACT_HID_17e2] = 222,\n+\t[BNXT_ULP_ACT_HID_5c0a] = 223,\n+\t[BNXT_ULP_ACT_HID_135e] = 224,\n+\t[BNXT_ULP_ACT_HID_6d1a] = 225,\n+\t[BNXT_ULP_ACT_HID_577e] = 226,\n+\t[BNXT_ULP_ACT_HID_0ed2] = 227,\n+\t[BNXT_ULP_ACT_HID_026e] = 228,\n+\t[BNXT_ULP_ACT_HID_1fe2] = 229,\n+\t[BNXT_ULP_ACT_HID_5d82] = 230,\n+\t[BNXT_ULP_ACT_HID_14d6] = 231,\n+\t[BNXT_ULP_ACT_HID_6e92] = 232,\n+\t[BNXT_ULP_ACT_HID_58f6] = 233,\n+\t[BNXT_ULP_ACT_HID_104a] = 234,\n+\t[BNXT_ULP_ACT_HID_215a] = 235,\n+\t[BNXT_ULP_ACT_HID_5d92] = 236,\n+\t[BNXT_ULP_ACT_HID_14e6] = 237,\n+\t[BNXT_ULP_ACT_HID_6ea2] = 238,\n+\t[BNXT_ULP_ACT_HID_5906] = 239,\n+\t[BNXT_ULP_ACT_HID_105a] = 240,\n+\t[BNXT_ULP_ACT_HID_216a] = 241,\n+\t[BNXT_ULP_ACT_HID_6582] = 242,\n+\t[BNXT_ULP_ACT_HID_1cd6] = 243,\n+\t[BNXT_ULP_ACT_HID_7692] = 244,\n+\t[BNXT_ULP_ACT_HID_60f6] = 245,\n+\t[BNXT_ULP_ACT_HID_184a] = 246,\n+\t[BNXT_ULP_ACT_HID_295a] = 247,\n+\t[BNXT_ULP_ACT_HID_6592] = 248,\n+\t[BNXT_ULP_ACT_HID_1ce6] = 249,\n+\t[BNXT_ULP_ACT_HID_76a2] = 250,\n+\t[BNXT_ULP_ACT_HID_6106] = 251,\n+\t[BNXT_ULP_ACT_HID_185a] = 252,\n+\t[BNXT_ULP_ACT_HID_296a] = 253,\n+\t[BNXT_ULP_ACT_HID_6d82] = 254,\n+\t[BNXT_ULP_ACT_HID_24d6] = 255,\n+\t[BNXT_ULP_ACT_HID_02d6] = 256,\n+\t[BNXT_ULP_ACT_HID_68f6] = 257,\n+\t[BNXT_ULP_ACT_HID_204a] = 258,\n+\t[BNXT_ULP_ACT_HID_315a] = 259,\n+\t[BNXT_ULP_ACT_HID_6d92] = 260,\n+\t[BNXT_ULP_ACT_HID_24e6] = 261,\n+\t[BNXT_ULP_ACT_HID_02e6] = 262,\n+\t[BNXT_ULP_ACT_HID_6906] = 263,\n+\t[BNXT_ULP_ACT_HID_205a] = 264,\n+\t[BNXT_ULP_ACT_HID_316a] = 265,\n+\t[BNXT_ULP_ACT_HID_7582] = 266,\n+\t[BNXT_ULP_ACT_HID_2cd6] = 267,\n+\t[BNXT_ULP_ACT_HID_0ad6] = 268,\n+\t[BNXT_ULP_ACT_HID_70f6] = 269,\n+\t[BNXT_ULP_ACT_HID_284a] = 270,\n+\t[BNXT_ULP_ACT_HID_395a] = 271,\n+\t[BNXT_ULP_ACT_HID_7592] = 272,\n+\t[BNXT_ULP_ACT_HID_2ce6] = 273,\n+\t[BNXT_ULP_ACT_HID_0ae6] = 274,\n+\t[BNXT_ULP_ACT_HID_7106] = 275,\n+\t[BNXT_ULP_ACT_HID_285a] = 276,\n+\t[BNXT_ULP_ACT_HID_396a] = 277,\n+\t[BNXT_ULP_ACT_HID_0020] = 278,\n+\t[BNXT_ULP_ACT_HID_0030] = 279,\n+\t[BNXT_ULP_ACT_HID_65d4] = 280,\n+\t[BNXT_ULP_ACT_HID_65e4] = 281,\n+\t[BNXT_ULP_ACT_HID_330a] = 282,\n+\t[BNXT_ULP_ACT_HID_331a] = 283,\n+\t[BNXT_ULP_ACT_HID_1cfe] = 284,\n+\t[BNXT_ULP_ACT_HID_1d0e] = 285,\n+\t[BNXT_ULP_ACT_HID_1474] = 286,\n+\t[BNXT_ULP_ACT_HID_4838] = 287,\n+\t[BNXT_ULP_ACT_HID_6458] = 288,\n+\t[BNXT_ULP_ACT_HID_1c68] = 289,\n+\t[BNXT_ULP_ACT_HID_6c34] = 290,\n+\t[BNXT_ULP_ACT_HID_5d08] = 291,\n+\t[BNXT_ULP_ACT_HID_5d10] = 292,\n+\t[BNXT_ULP_ACT_HID_5d20] = 293,\n+\t[BNXT_ULP_ACT_HID_2e18] = 294,\n+\t[BNXT_ULP_ACT_HID_29d4] = 295,\n+\t[BNXT_ULP_ACT_HID_7690] = 296,\n+\t[BNXT_ULP_ACT_HID_47a0] = 297,\n+\t[BNXT_ULP_ACT_HID_435c] = 298,\n+\t[BNXT_ULP_ACT_HID_5d18] = 299,\n+\t[BNXT_ULP_ACT_HID_2e28] = 300,\n+\t[BNXT_ULP_ACT_HID_29e4] = 301,\n+\t[BNXT_ULP_ACT_HID_76a0] = 302,\n+\t[BNXT_ULP_ACT_HID_47b0] = 303,\n+\t[BNXT_ULP_ACT_HID_436c] = 304,\n+\t[BNXT_ULP_ACT_HID_1436] = 305,\n+\t[BNXT_ULP_ACT_HID_143e] = 306,\n+\t[BNXT_ULP_ACT_HID_144e] = 307,\n+\t[BNXT_ULP_ACT_HID_6102] = 308,\n+\t[BNXT_ULP_ACT_HID_5cbe] = 309,\n+\t[BNXT_ULP_ACT_HID_2dbe] = 310,\n+\t[BNXT_ULP_ACT_HID_7a8a] = 311,\n+\t[BNXT_ULP_ACT_HID_7646] = 312,\n+\t[BNXT_ULP_ACT_HID_1446] = 313,\n+\t[BNXT_ULP_ACT_HID_6112] = 314,\n+\t[BNXT_ULP_ACT_HID_5cce] = 315,\n+\t[BNXT_ULP_ACT_HID_2dce] = 316,\n+\t[BNXT_ULP_ACT_HID_7a9a] = 317,\n+\t[BNXT_ULP_ACT_HID_7656] = 318,\n+\t[BNXT_ULP_ACT_HID_6508] = 319,\n+\t[BNXT_ULP_ACT_HID_6d08] = 320,\n+\t[BNXT_ULP_ACT_HID_7508] = 321,\n+\t[BNXT_ULP_ACT_HID_6518] = 322,\n+\t[BNXT_ULP_ACT_HID_6d18] = 323,\n+\t[BNXT_ULP_ACT_HID_7518] = 324,\n+\t[BNXT_ULP_ACT_HID_6e18] = 325,\n+\t[BNXT_ULP_ACT_HID_256c] = 326,\n+\t[BNXT_ULP_ACT_HID_036c] = 327,\n+\t[BNXT_ULP_ACT_HID_698c] = 328,\n+\t[BNXT_ULP_ACT_HID_20e0] = 329,\n+\t[BNXT_ULP_ACT_HID_31f0] = 330,\n+\t[BNXT_ULP_ACT_HID_7618] = 331,\n+\t[BNXT_ULP_ACT_HID_2d6c] = 332,\n+\t[BNXT_ULP_ACT_HID_0b6c] = 333,\n+\t[BNXT_ULP_ACT_HID_718c] = 334,\n+\t[BNXT_ULP_ACT_HID_28e0] = 335,\n+\t[BNXT_ULP_ACT_HID_39f0] = 336,\n+\t[BNXT_ULP_ACT_HID_025c] = 337,\n+\t[BNXT_ULP_ACT_HID_356c] = 338,\n+\t[BNXT_ULP_ACT_HID_136c] = 339,\n+\t[BNXT_ULP_ACT_HID_798c] = 340,\n+\t[BNXT_ULP_ACT_HID_30e0] = 341,\n+\t[BNXT_ULP_ACT_HID_41f0] = 342,\n+\t[BNXT_ULP_ACT_HID_0a5c] = 343,\n+\t[BNXT_ULP_ACT_HID_3d6c] = 344,\n+\t[BNXT_ULP_ACT_HID_1b6c] = 345,\n+\t[BNXT_ULP_ACT_HID_05d0] = 346,\n+\t[BNXT_ULP_ACT_HID_38e0] = 347,\n+\t[BNXT_ULP_ACT_HID_49f0] = 348,\n+\t[BNXT_ULP_ACT_HID_6e28] = 349,\n+\t[BNXT_ULP_ACT_HID_257c] = 350,\n+\t[BNXT_ULP_ACT_HID_037c] = 351,\n+\t[BNXT_ULP_ACT_HID_699c] = 352,\n+\t[BNXT_ULP_ACT_HID_20f0] = 353,\n+\t[BNXT_ULP_ACT_HID_3200] = 354,\n+\t[BNXT_ULP_ACT_HID_7628] = 355,\n+\t[BNXT_ULP_ACT_HID_2d7c] = 356,\n+\t[BNXT_ULP_ACT_HID_0b7c] = 357,\n+\t[BNXT_ULP_ACT_HID_719c] = 358,\n+\t[BNXT_ULP_ACT_HID_28f0] = 359,\n+\t[BNXT_ULP_ACT_HID_3a00] = 360,\n+\t[BNXT_ULP_ACT_HID_026c] = 361,\n+\t[BNXT_ULP_ACT_HID_357c] = 362,\n+\t[BNXT_ULP_ACT_HID_137c] = 363,\n+\t[BNXT_ULP_ACT_HID_799c] = 364,\n+\t[BNXT_ULP_ACT_HID_30f0] = 365,\n+\t[BNXT_ULP_ACT_HID_4200] = 366,\n+\t[BNXT_ULP_ACT_HID_0a6c] = 367,\n+\t[BNXT_ULP_ACT_HID_3d7c] = 368,\n+\t[BNXT_ULP_ACT_HID_1b7c] = 369,\n+\t[BNXT_ULP_ACT_HID_05e0] = 370,\n+\t[BNXT_ULP_ACT_HID_38f0] = 371,\n+\t[BNXT_ULP_ACT_HID_4a00] = 372,\n+\t[BNXT_ULP_ACT_HID_0be4] = 373,\n+\t[BNXT_ULP_ACT_HID_3ef4] = 374,\n+\t[BNXT_ULP_ACT_HID_1cf4] = 375,\n+\t[BNXT_ULP_ACT_HID_0758] = 376,\n+\t[BNXT_ULP_ACT_HID_3a68] = 377,\n+\t[BNXT_ULP_ACT_HID_4b78] = 378,\n+\t[BNXT_ULP_ACT_HID_0bf4] = 379,\n+\t[BNXT_ULP_ACT_HID_3f04] = 380,\n+\t[BNXT_ULP_ACT_HID_1d04] = 381,\n+\t[BNXT_ULP_ACT_HID_0768] = 382,\n+\t[BNXT_ULP_ACT_HID_3a78] = 383,\n+\t[BNXT_ULP_ACT_HID_4b88] = 384,\n+\t[BNXT_ULP_ACT_HID_46f4] = 385,\n+\t[BNXT_ULP_ACT_HID_24f4] = 386,\n+\t[BNXT_ULP_ACT_HID_0f58] = 387,\n+\t[BNXT_ULP_ACT_HID_13e4] = 388,\n+\t[BNXT_ULP_ACT_HID_4268] = 389,\n+\t[BNXT_ULP_ACT_HID_5378] = 390,\n+\t[BNXT_ULP_ACT_HID_13f4] = 391,\n+\t[BNXT_ULP_ACT_HID_4704] = 392,\n+\t[BNXT_ULP_ACT_HID_2504] = 393,\n+\t[BNXT_ULP_ACT_HID_0f68] = 394,\n+\t[BNXT_ULP_ACT_HID_4278] = 395,\n+\t[BNXT_ULP_ACT_HID_5388] = 396,\n+\t[BNXT_ULP_ACT_HID_1be4] = 397,\n+\t[BNXT_ULP_ACT_HID_4ef4] = 398,\n+\t[BNXT_ULP_ACT_HID_2cf4] = 399,\n+\t[BNXT_ULP_ACT_HID_1758] = 400,\n+\t[BNXT_ULP_ACT_HID_4a68] = 401,\n+\t[BNXT_ULP_ACT_HID_5b78] = 402,\n+\t[BNXT_ULP_ACT_HID_1bf4] = 403,\n+\t[BNXT_ULP_ACT_HID_4f04] = 404,\n+\t[BNXT_ULP_ACT_HID_2d04] = 405,\n+\t[BNXT_ULP_ACT_HID_1768] = 406,\n+\t[BNXT_ULP_ACT_HID_4a78] = 407,\n+\t[BNXT_ULP_ACT_HID_5b88] = 408,\n+\t[BNXT_ULP_ACT_HID_23e4] = 409,\n+\t[BNXT_ULP_ACT_HID_56f4] = 410,\n+\t[BNXT_ULP_ACT_HID_34f4] = 411,\n+\t[BNXT_ULP_ACT_HID_1f58] = 412,\n+\t[BNXT_ULP_ACT_HID_5268] = 413,\n+\t[BNXT_ULP_ACT_HID_6378] = 414,\n+\t[BNXT_ULP_ACT_HID_23f4] = 415,\n+\t[BNXT_ULP_ACT_HID_5704] = 416,\n+\t[BNXT_ULP_ACT_HID_3504] = 417,\n+\t[BNXT_ULP_ACT_HID_1f68] = 418,\n+\t[BNXT_ULP_ACT_HID_5278] = 419,\n+\t[BNXT_ULP_ACT_HID_6388] = 420,\n+\t[BNXT_ULP_ACT_HID_1c36] = 421,\n+\t[BNXT_ULP_ACT_HID_2436] = 422,\n+\t[BNXT_ULP_ACT_HID_2c36] = 423,\n+\t[BNXT_ULP_ACT_HID_1c46] = 424,\n+\t[BNXT_ULP_ACT_HID_2446] = 425,\n+\t[BNXT_ULP_ACT_HID_2c46] = 426,\n+\t[BNXT_ULP_ACT_HID_2546] = 427,\n+\t[BNXT_ULP_ACT_HID_5856] = 428,\n+\t[BNXT_ULP_ACT_HID_3656] = 429,\n+\t[BNXT_ULP_ACT_HID_20ba] = 430,\n+\t[BNXT_ULP_ACT_HID_53ca] = 431,\n+\t[BNXT_ULP_ACT_HID_64da] = 432,\n+\t[BNXT_ULP_ACT_HID_2d46] = 433,\n+\t[BNXT_ULP_ACT_HID_6056] = 434,\n+\t[BNXT_ULP_ACT_HID_3e56] = 435,\n+\t[BNXT_ULP_ACT_HID_28ba] = 436,\n+\t[BNXT_ULP_ACT_HID_5bca] = 437,\n+\t[BNXT_ULP_ACT_HID_6cda] = 438,\n+\t[BNXT_ULP_ACT_HID_3546] = 439,\n+\t[BNXT_ULP_ACT_HID_6856] = 440,\n+\t[BNXT_ULP_ACT_HID_4656] = 441,\n+\t[BNXT_ULP_ACT_HID_30ba] = 442,\n+\t[BNXT_ULP_ACT_HID_63ca] = 443,\n+\t[BNXT_ULP_ACT_HID_74da] = 444,\n+\t[BNXT_ULP_ACT_HID_3d46] = 445,\n+\t[BNXT_ULP_ACT_HID_7056] = 446,\n+\t[BNXT_ULP_ACT_HID_4e56] = 447,\n+\t[BNXT_ULP_ACT_HID_38ba] = 448,\n+\t[BNXT_ULP_ACT_HID_6bca] = 449,\n+\t[BNXT_ULP_ACT_HID_011e] = 450,\n+\t[BNXT_ULP_ACT_HID_2556] = 451,\n+\t[BNXT_ULP_ACT_HID_5866] = 452,\n+\t[BNXT_ULP_ACT_HID_3666] = 453,\n+\t[BNXT_ULP_ACT_HID_20ca] = 454,\n+\t[BNXT_ULP_ACT_HID_53da] = 455,\n+\t[BNXT_ULP_ACT_HID_64ea] = 456,\n+\t[BNXT_ULP_ACT_HID_2d56] = 457,\n+\t[BNXT_ULP_ACT_HID_6066] = 458,\n+\t[BNXT_ULP_ACT_HID_3e66] = 459,\n+\t[BNXT_ULP_ACT_HID_28ca] = 460,\n+\t[BNXT_ULP_ACT_HID_5bda] = 461,\n+\t[BNXT_ULP_ACT_HID_6cea] = 462,\n+\t[BNXT_ULP_ACT_HID_3556] = 463,\n+\t[BNXT_ULP_ACT_HID_6866] = 464,\n+\t[BNXT_ULP_ACT_HID_4666] = 465,\n+\t[BNXT_ULP_ACT_HID_30ca] = 466,\n+\t[BNXT_ULP_ACT_HID_63da] = 467,\n+\t[BNXT_ULP_ACT_HID_74ea] = 468,\n+\t[BNXT_ULP_ACT_HID_3d56] = 469,\n+\t[BNXT_ULP_ACT_HID_7066] = 470,\n+\t[BNXT_ULP_ACT_HID_4e66] = 471,\n+\t[BNXT_ULP_ACT_HID_38ca] = 472,\n+\t[BNXT_ULP_ACT_HID_6bda] = 473,\n+\t[BNXT_ULP_ACT_HID_012e] = 474,\n+\t[BNXT_ULP_ACT_HID_3ece] = 475,\n+\t[BNXT_ULP_ACT_HID_71de] = 476,\n+\t[BNXT_ULP_ACT_HID_4fde] = 477,\n+\t[BNXT_ULP_ACT_HID_3a42] = 478,\n+\t[BNXT_ULP_ACT_HID_6d52] = 479,\n+\t[BNXT_ULP_ACT_HID_02a6] = 480,\n+\t[BNXT_ULP_ACT_HID_3ede] = 481,\n+\t[BNXT_ULP_ACT_HID_71ee] = 482,\n+\t[BNXT_ULP_ACT_HID_4fee] = 483,\n+\t[BNXT_ULP_ACT_HID_3a52] = 484,\n+\t[BNXT_ULP_ACT_HID_6d62] = 485,\n+\t[BNXT_ULP_ACT_HID_02b6] = 486,\n+\t[BNXT_ULP_ACT_HID_79de] = 487,\n+\t[BNXT_ULP_ACT_HID_57de] = 488,\n+\t[BNXT_ULP_ACT_HID_4242] = 489,\n+\t[BNXT_ULP_ACT_HID_46ce] = 490,\n+\t[BNXT_ULP_ACT_HID_7552] = 491,\n+\t[BNXT_ULP_ACT_HID_0aa6] = 492,\n+\t[BNXT_ULP_ACT_HID_46de] = 493,\n+\t[BNXT_ULP_ACT_HID_79ee] = 494,\n+\t[BNXT_ULP_ACT_HID_57ee] = 495,\n+\t[BNXT_ULP_ACT_HID_4252] = 496,\n+\t[BNXT_ULP_ACT_HID_7562] = 497,\n+\t[BNXT_ULP_ACT_HID_0ab6] = 498,\n+\t[BNXT_ULP_ACT_HID_4ece] = 499,\n+\t[BNXT_ULP_ACT_HID_0622] = 500,\n+\t[BNXT_ULP_ACT_HID_5fde] = 501,\n+\t[BNXT_ULP_ACT_HID_4a42] = 502,\n+\t[BNXT_ULP_ACT_HID_0196] = 503,\n+\t[BNXT_ULP_ACT_HID_12a6] = 504,\n+\t[BNXT_ULP_ACT_HID_4ede] = 505,\n+\t[BNXT_ULP_ACT_HID_0632] = 506,\n+\t[BNXT_ULP_ACT_HID_5fee] = 507,\n+\t[BNXT_ULP_ACT_HID_4a52] = 508,\n+\t[BNXT_ULP_ACT_HID_01a6] = 509,\n+\t[BNXT_ULP_ACT_HID_12b6] = 510,\n+\t[BNXT_ULP_ACT_HID_56ce] = 511,\n+\t[BNXT_ULP_ACT_HID_0e22] = 512,\n+\t[BNXT_ULP_ACT_HID_67de] = 513,\n+\t[BNXT_ULP_ACT_HID_5242] = 514,\n+\t[BNXT_ULP_ACT_HID_0996] = 515,\n+\t[BNXT_ULP_ACT_HID_1aa6] = 516,\n+\t[BNXT_ULP_ACT_HID_56de] = 517,\n+\t[BNXT_ULP_ACT_HID_0e32] = 518,\n+\t[BNXT_ULP_ACT_HID_67ee] = 519,\n+\t[BNXT_ULP_ACT_HID_5252] = 520,\n+\t[BNXT_ULP_ACT_HID_09a6] = 521,\n+\t[BNXT_ULP_ACT_HID_1ab6] = 522,\n+\t[BNXT_ULP_ACT_HID_31d0] = 523,\n+\t[BNXT_ULP_ACT_HID_31e0] = 524,\n+\t[BNXT_ULP_ACT_HID_39d0] = 525,\n+\t[BNXT_ULP_ACT_HID_39e0] = 526,\n+\t[BNXT_ULP_ACT_HID_41d0] = 527,\n+\t[BNXT_ULP_ACT_HID_41e0] = 528,\n+\t[BNXT_ULP_ACT_HID_49d0] = 529,\n+\t[BNXT_ULP_ACT_HID_49e0] = 530,\n+\t[BNXT_ULP_ACT_HID_64ba] = 531,\n+\t[BNXT_ULP_ACT_HID_64ca] = 532,\n+\t[BNXT_ULP_ACT_HID_6cba] = 533,\n+\t[BNXT_ULP_ACT_HID_6cca] = 534,\n+\t[BNXT_ULP_ACT_HID_74ba] = 535,\n+\t[BNXT_ULP_ACT_HID_74ca] = 536,\n+\t[BNXT_ULP_ACT_HID_00fe] = 537,\n+\t[BNXT_ULP_ACT_HID_010e] = 538,\n+\t[BNXT_ULP_ACT_HID_331c] = 539,\n+\t[BNXT_ULP_ACT_HID_332c] = 540,\n+\t[BNXT_ULP_ACT_HID_6706] = 541,\n+\t[BNXT_ULP_ACT_HID_6716] = 542,\n+\t[BNXT_ULP_ACT_HID_1b6d] = 543,\n+\t[BNXT_ULP_ACT_HID_1b7d] = 544,\n+\t[BNXT_ULP_ACT_HID_641a] = 545\n };\n \n /* Array for the act matcher list */\n@@ -121,7 +571,7 @@ struct bnxt_ulp_act_match_info ulp_act_match_list[] = {\n \t.act_tid = 1\n \t},\n \t[2] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0001,\n+\t.act_hid = BNXT_ULP_ACT_HID_0008,\n \t.act_pattern_id = 1,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n@@ -130,7 +580,7 @@ struct bnxt_ulp_act_match_info ulp_act_match_list[] = {\n \t.act_tid = 1\n \t},\n \t[3] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0400,\n+\t.act_hid = BNXT_ULP_ACT_HID_2000,\n \t.act_pattern_id = 2,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n@@ -139,7 +589,7 @@ struct bnxt_ulp_act_match_info ulp_act_match_list[] = {\n \t.act_tid = 1\n \t},\n \t[4] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_01ab,\n+\t.act_hid = BNXT_ULP_ACT_HID_1988,\n \t.act_pattern_id = 3,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n@@ -148,7 +598,7 @@ struct bnxt_ulp_act_match_info ulp_act_match_list[] = {\n \t.act_tid = 1\n \t},\n \t[5] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0010,\n+\t.act_hid = BNXT_ULP_ACT_HID_0080,\n \t.act_pattern_id = 4,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n@@ -157,7 +607,7 @@ struct bnxt_ulp_act_match_info ulp_act_match_list[] = {\n \t.act_tid = 1\n \t},\n \t[6] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_05ab,\n+\t.act_hid = BNXT_ULP_ACT_HID_3988,\n \t.act_pattern_id = 5,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n@@ -167,7 +617,7 @@ struct bnxt_ulp_act_match_info ulp_act_match_list[] = {\n \t.act_tid = 1\n \t},\n \t[7] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_01bb,\n+\t.act_hid = BNXT_ULP_ACT_HID_1a08,\n \t.act_pattern_id = 6,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n@@ -177,7 +627,7 @@ struct bnxt_ulp_act_match_info ulp_act_match_list[] = {\n \t.act_tid = 1\n \t},\n \t[8] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0002,\n+\t.act_hid = BNXT_ULP_ACT_HID_0010,\n \t.act_pattern_id = 7,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n@@ -186,902 +636,6269 @@ struct bnxt_ulp_act_match_info ulp_act_match_list[] = {\n \t.act_tid = 1\n \t},\n \t[9] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0003,\n+\t.act_hid = BNXT_ULP_ACT_HID_0040,\n \t.act_pattern_id = 8,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_DROP |\n+\t\tBNXT_ULP_ACT_BIT_METER |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[10] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0402,\n+\t.act_hid = BNXT_ULP_ACT_HID_0050,\n \t.act_pattern_id = 9,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_POP_VLAN |\n+\t\tBNXT_ULP_ACT_BIT_METER |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[11] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_01ad,\n+\t.act_hid = BNXT_ULP_ACT_HID_0018,\n \t.act_pattern_id = 10,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[12] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0012,\n+\t.act_hid = BNXT_ULP_ACT_HID_2010,\n \t.act_pattern_id = 11,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n+\t\tBNXT_ULP_ACT_BIT_POP_VLAN |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[13] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_05ad,\n+\t.act_hid = BNXT_ULP_ACT_HID_1998,\n \t.act_pattern_id = 12,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_POP_VLAN |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[14] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_01bd,\n+\t.act_hid = BNXT_ULP_ACT_HID_0090,\n \t.act_pattern_id = 13,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[15] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0613,\n+\t.act_hid = BNXT_ULP_ACT_HID_3998,\n \t.act_pattern_id = 14,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n-\t\tBNXT_ULP_ACT_BIT_DROP |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_POP_VLAN |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[16] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_02a9,\n+\t.act_hid = BNXT_ULP_ACT_HID_1a18,\n \t.act_pattern_id = 15,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n-\t\tBNXT_ULP_ACT_BIT_POP_VLAN |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[17] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0054,\n+\t.act_hid = BNXT_ULP_ACT_HID_32ea,\n \t.act_pattern_id = 16,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[18] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0622,\n+\t.act_hid = BNXT_ULP_ACT_HID_32f2,\n \t.act_pattern_id = 17,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n-\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[19] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0454,\n+\t.act_hid = BNXT_ULP_ACT_HID_52ea,\n \t.act_pattern_id = 18,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_POP_VLAN |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[20] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0064,\n+\t.act_hid = BNXT_ULP_ACT_HID_4c72,\n \t.act_pattern_id = 19,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n-\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[21] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0614,\n+\t.act_hid = BNXT_ULP_ACT_HID_336a,\n \t.act_pattern_id = 20,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n-\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[22] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0615,\n+\t.act_hid = BNXT_ULP_ACT_HID_6c72,\n \t.act_pattern_id = 21,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n-\t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_DROP |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_POP_VLAN |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[23] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_02ab,\n+\t.act_hid = BNXT_ULP_ACT_HID_4cf2,\n \t.act_pattern_id = 22,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n-\t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_POP_VLAN |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[24] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0056,\n+\t.act_hid = BNXT_ULP_ACT_HID_32fa,\n \t.act_pattern_id = 23,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[25] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0624,\n+\t.act_hid = BNXT_ULP_ACT_HID_3302,\n \t.act_pattern_id = 24,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[26] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0456,\n+\t.act_hid = BNXT_ULP_ACT_HID_52fa,\n \t.act_pattern_id = 25,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_POP_VLAN |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[27] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0066,\n+\t.act_hid = BNXT_ULP_ACT_HID_4c82,\n \t.act_pattern_id = 26,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 1\n \t},\n \t[28] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_048d,\n-\t.act_pattern_id = 0,\n+\t.act_hid = BNXT_ULP_ACT_HID_337a,\n+\t.act_pattern_id = 27,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SHARED |\n-\t\tBNXT_ULP_ACT_BIT_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 2\n+\t.act_tid = 1\n \t},\n \t[29] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_048f,\n-\t.act_pattern_id = 1,\n+\t.act_hid = BNXT_ULP_ACT_HID_6c82,\n+\t.act_pattern_id = 28,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SHARED |\n-\t\tBNXT_ULP_ACT_BIT_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_POP_VLAN |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 2\n+\t.act_tid = 1\n \t},\n \t[30] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_04bc,\n-\t.act_pattern_id = 0,\n+\t.act_hid = BNXT_ULP_ACT_HID_4d02,\n+\t.act_pattern_id = 29,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[31] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_00a9,\n-\t.act_pattern_id = 1,\n+\t.act_hid = BNXT_ULP_ACT_HID_0808,\n+\t.act_pattern_id = 30,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[32] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_020f,\n-\t.act_pattern_id = 2,\n+\t.act_hid = BNXT_ULP_ACT_HID_1008,\n+\t.act_pattern_id = 31,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[33] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0153,\n-\t.act_pattern_id = 3,\n+\t.act_hid = BNXT_ULP_ACT_HID_1808,\n+\t.act_pattern_id = 32,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[34] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_04a9,\n-\t.act_pattern_id = 4,\n+\t.act_hid = BNXT_ULP_ACT_HID_0818,\n+\t.act_pattern_id = 33,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[35] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_01fc,\n-\t.act_pattern_id = 5,\n+\t.act_hid = BNXT_ULP_ACT_HID_1018,\n+\t.act_pattern_id = 34,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[36] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_04be,\n-\t.act_pattern_id = 6,\n+\t.act_hid = BNXT_ULP_ACT_HID_1818,\n+\t.act_pattern_id = 35,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[37] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_00ab,\n-\t.act_pattern_id = 7,\n+\t.act_hid = BNXT_ULP_ACT_HID_0880,\n+\t.act_pattern_id = 36,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[38] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0211,\n-\t.act_pattern_id = 8,\n+\t.act_hid = BNXT_ULP_ACT_HID_1080,\n+\t.act_pattern_id = 37,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[39] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0155,\n-\t.act_pattern_id = 9,\n+\t.act_hid = BNXT_ULP_ACT_HID_1880,\n+\t.act_pattern_id = 38,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[40] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_04ab,\n-\t.act_pattern_id = 10,\n+\t.act_hid = BNXT_ULP_ACT_HID_0890,\n+\t.act_pattern_id = 39,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[41] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_01fe,\n-\t.act_pattern_id = 11,\n+\t.act_hid = BNXT_ULP_ACT_HID_1090,\n+\t.act_pattern_id = 40,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[42] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0667,\n-\t.act_pattern_id = 12,\n+\t.act_hid = BNXT_ULP_ACT_HID_1890,\n+\t.act_pattern_id = 41,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[43] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0254,\n-\t.act_pattern_id = 13,\n+\t.act_hid = BNXT_ULP_ACT_HID_3af2,\n+\t.act_pattern_id = 42,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[44] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_03ba,\n-\t.act_pattern_id = 14,\n+\t.act_hid = BNXT_ULP_ACT_HID_42f2,\n+\t.act_pattern_id = 43,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[45] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_02fe,\n-\t.act_pattern_id = 15,\n+\t.act_hid = BNXT_ULP_ACT_HID_4af2,\n+\t.act_pattern_id = 44,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[46] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0654,\n-\t.act_pattern_id = 16,\n+\t.act_hid = BNXT_ULP_ACT_HID_3b02,\n+\t.act_pattern_id = 45,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[47] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_03a7,\n-\t.act_pattern_id = 17,\n+\t.act_hid = BNXT_ULP_ACT_HID_4302,\n+\t.act_pattern_id = 46,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[48] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0669,\n-\t.act_pattern_id = 18,\n+\t.act_hid = BNXT_ULP_ACT_HID_4b02,\n+\t.act_pattern_id = 47,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[49] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0256,\n-\t.act_pattern_id = 19,\n+\t.act_hid = BNXT_ULP_ACT_HID_3b6a,\n+\t.act_pattern_id = 48,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[50] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_03bc,\n-\t.act_pattern_id = 20,\n+\t.act_hid = BNXT_ULP_ACT_HID_436a,\n+\t.act_pattern_id = 49,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[51] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0300,\n-\t.act_pattern_id = 21,\n+\t.act_hid = BNXT_ULP_ACT_HID_4b6a,\n+\t.act_pattern_id = 50,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[52] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0656,\n-\t.act_pattern_id = 22,\n+\t.act_hid = BNXT_ULP_ACT_HID_3b7a,\n+\t.act_pattern_id = 51,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[53] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_03a9,\n-\t.act_pattern_id = 23,\n+\t.act_hid = BNXT_ULP_ACT_HID_437a,\n+\t.act_pattern_id = 52,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n-\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.act_tid = 3\n+\t.act_tid = 1\n \t},\n \t[54] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_021b,\n-\t.act_pattern_id = 0,\n+\t.act_hid = BNXT_ULP_ACT_HID_4b7a,\n+\t.act_pattern_id = 53,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_DECAP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 1\n \t},\n \t[55] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_021c,\n-\t.act_pattern_id = 1,\n+\t.act_hid = BNXT_ULP_ACT_HID_640d,\n+\t.act_pattern_id = 0,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DROP |\n-\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t\tBNXT_ULP_ACT_BIT_SHARED |\n+\t\tBNXT_ULP_ACT_BIT_SAMPLE |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 2\n+\t},\n+\t[56] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_641d,\n+\t.act_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED |\n+\t\tBNXT_ULP_ACT_BIT_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 2\n+\t},\n+\t[57] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_071a,\n+\t.act_pattern_id = 2,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DELETE |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 2\n+\t},\n+\t[58] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0800,\n+\t.act_pattern_id = 0,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[59] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1000,\n+\t.act_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[60] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1800,\n+\t.act_pattern_id = 2,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[61] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0810,\n+\t.act_pattern_id = 3,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[62] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1010,\n+\t.act_pattern_id = 4,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[63] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1810,\n+\t.act_pattern_id = 5,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[64] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1110,\n+\t.act_pattern_id = 6,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[65] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4420,\n+\t.act_pattern_id = 7,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[66] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2220,\n+\t.act_pattern_id = 8,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[67] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0c84,\n+\t.act_pattern_id = 9,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[68] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3f94,\n+\t.act_pattern_id = 10,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[69] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3330,\n+\t.act_pattern_id = 11,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[70] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_50a4,\n+\t.act_pattern_id = 12,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[71] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1910,\n+\t.act_pattern_id = 13,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[72] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4c20,\n+\t.act_pattern_id = 14,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[73] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2a20,\n+\t.act_pattern_id = 15,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[74] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1484,\n+\t.act_pattern_id = 16,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[75] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4794,\n+\t.act_pattern_id = 17,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[76] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3b30,\n+\t.act_pattern_id = 18,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[77] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_58a4,\n+\t.act_pattern_id = 19,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[78] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2110,\n+\t.act_pattern_id = 20,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[79] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5420,\n+\t.act_pattern_id = 21,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[80] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3220,\n+\t.act_pattern_id = 22,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[81] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1c84,\n+\t.act_pattern_id = 23,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[82] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4f94,\n+\t.act_pattern_id = 24,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[83] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4330,\n+\t.act_pattern_id = 25,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[84] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_60a4,\n+\t.act_pattern_id = 26,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[85] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2910,\n+\t.act_pattern_id = 27,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[86] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5c20,\n+\t.act_pattern_id = 28,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[87] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3a20,\n+\t.act_pattern_id = 29,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[88] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2484,\n+\t.act_pattern_id = 30,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[89] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5794,\n+\t.act_pattern_id = 31,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[90] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4b30,\n+\t.act_pattern_id = 32,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[91] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_68a4,\n+\t.act_pattern_id = 33,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[92] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1120,\n+\t.act_pattern_id = 34,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[93] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4430,\n+\t.act_pattern_id = 35,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[94] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2230,\n+\t.act_pattern_id = 36,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[95] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0c94,\n+\t.act_pattern_id = 37,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[96] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3fa4,\n+\t.act_pattern_id = 38,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[97] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3340,\n+\t.act_pattern_id = 39,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[98] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_50b4,\n+\t.act_pattern_id = 40,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[99] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1920,\n+\t.act_pattern_id = 41,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[100] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4c30,\n+\t.act_pattern_id = 42,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[101] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2a30,\n+\t.act_pattern_id = 43,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[102] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1494,\n+\t.act_pattern_id = 44,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[103] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_47a4,\n+\t.act_pattern_id = 45,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[104] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3b40,\n+\t.act_pattern_id = 46,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[105] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_58b4,\n+\t.act_pattern_id = 47,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[106] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2120,\n+\t.act_pattern_id = 48,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[107] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5430,\n+\t.act_pattern_id = 49,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[108] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3230,\n+\t.act_pattern_id = 50,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[109] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1c94,\n+\t.act_pattern_id = 51,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[110] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4fa4,\n+\t.act_pattern_id = 52,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[111] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4340,\n+\t.act_pattern_id = 53,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[112] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_60b4,\n+\t.act_pattern_id = 54,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[113] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2920,\n+\t.act_pattern_id = 55,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[114] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5c30,\n+\t.act_pattern_id = 56,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[115] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3a30,\n+\t.act_pattern_id = 57,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[116] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2494,\n+\t.act_pattern_id = 58,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[117] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_57a4,\n+\t.act_pattern_id = 59,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[118] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4b40,\n+\t.act_pattern_id = 60,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[119] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_68b4,\n+\t.act_pattern_id = 61,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[120] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2a98,\n+\t.act_pattern_id = 62,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[121] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5da8,\n+\t.act_pattern_id = 63,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[122] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3ba8,\n+\t.act_pattern_id = 64,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[123] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_260c,\n+\t.act_pattern_id = 65,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[124] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_591c,\n+\t.act_pattern_id = 66,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[125] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6a2c,\n+\t.act_pattern_id = 67,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[126] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2aa8,\n+\t.act_pattern_id = 68,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[127] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5db8,\n+\t.act_pattern_id = 69,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[128] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3bb8,\n+\t.act_pattern_id = 70,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[129] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_261c,\n+\t.act_pattern_id = 71,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[130] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_592c,\n+\t.act_pattern_id = 72,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[131] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6a3c,\n+\t.act_pattern_id = 73,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[132] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3298,\n+\t.act_pattern_id = 74,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[133] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_65a8,\n+\t.act_pattern_id = 75,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[134] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_43a8,\n+\t.act_pattern_id = 76,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[135] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2e0c,\n+\t.act_pattern_id = 77,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[136] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_611c,\n+\t.act_pattern_id = 78,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[137] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_722c,\n+\t.act_pattern_id = 79,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[138] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_32a8,\n+\t.act_pattern_id = 80,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[139] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_65b8,\n+\t.act_pattern_id = 81,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[140] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_43b8,\n+\t.act_pattern_id = 82,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[141] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2e1c,\n+\t.act_pattern_id = 83,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[142] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_612c,\n+\t.act_pattern_id = 84,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[143] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_723c,\n+\t.act_pattern_id = 85,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[144] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3a98,\n+\t.act_pattern_id = 86,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[145] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6da8,\n+\t.act_pattern_id = 87,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[146] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4ba8,\n+\t.act_pattern_id = 88,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[147] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_360c,\n+\t.act_pattern_id = 89,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[148] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_691c,\n+\t.act_pattern_id = 90,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[149] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7a2c,\n+\t.act_pattern_id = 91,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[150] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3aa8,\n+\t.act_pattern_id = 92,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[151] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6db8,\n+\t.act_pattern_id = 93,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[152] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4bb8,\n+\t.act_pattern_id = 94,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[153] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_361c,\n+\t.act_pattern_id = 95,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[154] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_692c,\n+\t.act_pattern_id = 96,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[155] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7a3c,\n+\t.act_pattern_id = 97,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[156] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4298,\n+\t.act_pattern_id = 98,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[157] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_75a8,\n+\t.act_pattern_id = 99,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[158] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_53a8,\n+\t.act_pattern_id = 100,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[159] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3e0c,\n+\t.act_pattern_id = 101,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[160] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_711c,\n+\t.act_pattern_id = 102,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[161] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0670,\n+\t.act_pattern_id = 103,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[162] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_42a8,\n+\t.act_pattern_id = 104,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[163] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_75b8,\n+\t.act_pattern_id = 105,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[164] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_53b8,\n+\t.act_pattern_id = 106,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[165] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3e1c,\n+\t.act_pattern_id = 107,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[166] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_712c,\n+\t.act_pattern_id = 108,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[167] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0680,\n+\t.act_pattern_id = 109,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[168] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3aea,\n+\t.act_pattern_id = 110,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[169] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_42ea,\n+\t.act_pattern_id = 111,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[170] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4aea,\n+\t.act_pattern_id = 112,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[171] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3afa,\n+\t.act_pattern_id = 113,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[172] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_42fa,\n+\t.act_pattern_id = 114,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[173] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4afa,\n+\t.act_pattern_id = 115,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[174] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_43fa,\n+\t.act_pattern_id = 116,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[175] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_770a,\n+\t.act_pattern_id = 117,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[176] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_550a,\n+\t.act_pattern_id = 118,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[177] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3f6e,\n+\t.act_pattern_id = 119,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[178] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_727e,\n+\t.act_pattern_id = 120,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[179] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_661a,\n+\t.act_pattern_id = 121,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[180] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_07d2,\n+\t.act_pattern_id = 122,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[181] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4bfa,\n+\t.act_pattern_id = 123,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[182] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_034e,\n+\t.act_pattern_id = 124,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[183] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5d0a,\n+\t.act_pattern_id = 125,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[184] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_476e,\n+\t.act_pattern_id = 126,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[185] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7a7e,\n+\t.act_pattern_id = 127,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[186] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6e1a,\n+\t.act_pattern_id = 128,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[187] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0fd2,\n+\t.act_pattern_id = 129,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[188] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_53fa,\n+\t.act_pattern_id = 130,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[189] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0b4e,\n+\t.act_pattern_id = 131,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[190] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_650a,\n+\t.act_pattern_id = 132,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[191] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4f6e,\n+\t.act_pattern_id = 133,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[192] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_06c2,\n+\t.act_pattern_id = 134,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[193] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_761a,\n+\t.act_pattern_id = 135,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[194] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_17d2,\n+\t.act_pattern_id = 136,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[195] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5bfa,\n+\t.act_pattern_id = 137,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[196] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_134e,\n+\t.act_pattern_id = 138,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[197] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6d0a,\n+\t.act_pattern_id = 139,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[198] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_576e,\n+\t.act_pattern_id = 140,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[199] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0ec2,\n+\t.act_pattern_id = 141,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[200] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_025e,\n+\t.act_pattern_id = 142,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[201] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1fd2,\n+\t.act_pattern_id = 143,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[202] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_440a,\n+\t.act_pattern_id = 144,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[203] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_771a,\n+\t.act_pattern_id = 145,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[204] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_551a,\n+\t.act_pattern_id = 146,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[205] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3f7e,\n+\t.act_pattern_id = 147,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[206] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_728e,\n+\t.act_pattern_id = 148,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[207] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_662a,\n+\t.act_pattern_id = 149,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[208] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_07e2,\n+\t.act_pattern_id = 150,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[209] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4c0a,\n+\t.act_pattern_id = 151,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[210] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_035e,\n+\t.act_pattern_id = 152,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[211] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5d1a,\n+\t.act_pattern_id = 153,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[212] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_477e,\n+\t.act_pattern_id = 154,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[213] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7a8e,\n+\t.act_pattern_id = 155,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[214] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6e2a,\n+\t.act_pattern_id = 156,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[215] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0fe2,\n+\t.act_pattern_id = 157,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[216] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_540a,\n+\t.act_pattern_id = 158,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[217] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0b5e,\n+\t.act_pattern_id = 159,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[218] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_651a,\n+\t.act_pattern_id = 160,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[219] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4f7e,\n+\t.act_pattern_id = 161,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[220] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_06d2,\n+\t.act_pattern_id = 162,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[221] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_762a,\n+\t.act_pattern_id = 163,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[222] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_17e2,\n+\t.act_pattern_id = 164,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[223] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5c0a,\n+\t.act_pattern_id = 165,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[224] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_135e,\n+\t.act_pattern_id = 166,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[225] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6d1a,\n+\t.act_pattern_id = 167,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[226] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_577e,\n+\t.act_pattern_id = 168,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[227] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0ed2,\n+\t.act_pattern_id = 169,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[228] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_026e,\n+\t.act_pattern_id = 170,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[229] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1fe2,\n+\t.act_pattern_id = 171,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[230] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5d82,\n+\t.act_pattern_id = 172,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[231] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_14d6,\n+\t.act_pattern_id = 173,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[232] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6e92,\n+\t.act_pattern_id = 174,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[233] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_58f6,\n+\t.act_pattern_id = 175,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[234] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_104a,\n+\t.act_pattern_id = 176,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[235] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_215a,\n+\t.act_pattern_id = 177,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[236] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5d92,\n+\t.act_pattern_id = 178,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[237] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_14e6,\n+\t.act_pattern_id = 179,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[238] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6ea2,\n+\t.act_pattern_id = 180,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[239] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5906,\n+\t.act_pattern_id = 181,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[240] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_105a,\n+\t.act_pattern_id = 182,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[241] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_216a,\n+\t.act_pattern_id = 183,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[242] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6582,\n+\t.act_pattern_id = 184,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[243] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1cd6,\n+\t.act_pattern_id = 185,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[244] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7692,\n+\t.act_pattern_id = 186,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[245] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_60f6,\n+\t.act_pattern_id = 187,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[246] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_184a,\n+\t.act_pattern_id = 188,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[247] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_295a,\n+\t.act_pattern_id = 189,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[248] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6592,\n+\t.act_pattern_id = 190,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[249] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1ce6,\n+\t.act_pattern_id = 191,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[250] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_76a2,\n+\t.act_pattern_id = 192,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[251] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6106,\n+\t.act_pattern_id = 193,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[252] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_185a,\n+\t.act_pattern_id = 194,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[253] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_296a,\n+\t.act_pattern_id = 195,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[254] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6d82,\n+\t.act_pattern_id = 196,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[255] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_24d6,\n+\t.act_pattern_id = 197,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[256] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_02d6,\n+\t.act_pattern_id = 198,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[257] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_68f6,\n+\t.act_pattern_id = 199,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[258] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_204a,\n+\t.act_pattern_id = 200,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[259] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_315a,\n+\t.act_pattern_id = 201,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[260] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6d92,\n+\t.act_pattern_id = 202,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[261] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_24e6,\n+\t.act_pattern_id = 203,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[262] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_02e6,\n+\t.act_pattern_id = 204,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[263] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6906,\n+\t.act_pattern_id = 205,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[264] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_205a,\n+\t.act_pattern_id = 206,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[265] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_316a,\n+\t.act_pattern_id = 207,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[266] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7582,\n+\t.act_pattern_id = 208,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[267] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2cd6,\n+\t.act_pattern_id = 209,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[268] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0ad6,\n+\t.act_pattern_id = 210,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[269] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_70f6,\n+\t.act_pattern_id = 211,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[270] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_284a,\n+\t.act_pattern_id = 212,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[271] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_395a,\n+\t.act_pattern_id = 213,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[272] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7592,\n+\t.act_pattern_id = 214,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[273] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2ce6,\n+\t.act_pattern_id = 215,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[274] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0ae6,\n+\t.act_pattern_id = 216,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[275] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7106,\n+\t.act_pattern_id = 217,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[276] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_285a,\n+\t.act_pattern_id = 218,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[277] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_396a,\n+\t.act_pattern_id = 219,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 3\n+\t},\n+\t[278] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0020,\n+\t.act_pattern_id = 0,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_RSS |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 4\n+\t},\n+\t[279] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0030,\n+\t.act_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_RSS |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 4\n+\t},\n+\t[280] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_65d4,\n+\t.act_pattern_id = 2,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_QUEUE |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 4\n+\t},\n+\t[281] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_65e4,\n+\t.act_pattern_id = 3,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_QUEUE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 4\n+\t},\n+\t[282] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_330a,\n+\t.act_pattern_id = 4,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_RSS |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 4\n+\t},\n+\t[283] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_331a,\n+\t.act_pattern_id = 5,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_RSS |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 4\n+\t},\n+\t[284] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1cfe,\n+\t.act_pattern_id = 6,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_QUEUE |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 4\n+\t},\n+\t[285] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1d0e,\n+\t.act_pattern_id = 7,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_QUEUE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.act_tid = 4\n \t},\n-\t[56] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_021e,\n-\t.act_pattern_id = 2,\n+\t[286] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1474,\n+\t.act_pattern_id = 0,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_METER_PROFILE |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 5\n+\t},\n+\t[287] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4838,\n+\t.act_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_METER |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 5\n+\t},\n+\t[288] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6458,\n+\t.act_pattern_id = 2,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DELETE |\n+\t\tBNXT_ULP_ACT_BIT_METER_PROFILE |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 5\n+\t},\n+\t[289] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1c68,\n+\t.act_pattern_id = 3,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DELETE |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_METER |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 5\n+\t},\n+\t[290] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6c34,\n+\t.act_pattern_id = 4,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_UPDATE |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_METER |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.act_tid = 5\n+\t},\n+\t[291] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5d08,\n+\t.act_pattern_id = 0,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[292] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5d10,\n+\t.act_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[293] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5d20,\n+\t.act_pattern_id = 2,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[294] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2e18,\n+\t.act_pattern_id = 3,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[295] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_29d4,\n+\t.act_pattern_id = 4,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[296] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7690,\n+\t.act_pattern_id = 5,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[297] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_47a0,\n+\t.act_pattern_id = 6,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[298] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_435c,\n+\t.act_pattern_id = 7,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[299] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5d18,\n+\t.act_pattern_id = 8,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[300] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2e28,\n+\t.act_pattern_id = 9,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[301] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_29e4,\n+\t.act_pattern_id = 10,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[302] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_76a0,\n+\t.act_pattern_id = 11,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[303] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_47b0,\n+\t.act_pattern_id = 12,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[304] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_436c,\n+\t.act_pattern_id = 13,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[305] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1436,\n+\t.act_pattern_id = 14,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[306] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_143e,\n+\t.act_pattern_id = 15,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[307] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_144e,\n+\t.act_pattern_id = 16,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DROP |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[308] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6102,\n+\t.act_pattern_id = 17,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[309] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5cbe,\n+\t.act_pattern_id = 18,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[310] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2dbe,\n+\t.act_pattern_id = 19,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[311] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7a8a,\n+\t.act_pattern_id = 20,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[312] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7646,\n+\t.act_pattern_id = 21,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[313] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1446,\n+\t.act_pattern_id = 22,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[314] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6112,\n+\t.act_pattern_id = 23,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[315] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5cce,\n+\t.act_pattern_id = 24,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[316] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2dce,\n+\t.act_pattern_id = 25,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[317] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7a9a,\n+\t.act_pattern_id = 26,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[318] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7656,\n+\t.act_pattern_id = 27,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n+\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 6\n+\t},\n+\t[319] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6508,\n+\t.act_pattern_id = 0,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[320] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6d08,\n+\t.act_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[321] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7508,\n+\t.act_pattern_id = 2,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[322] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6518,\n+\t.act_pattern_id = 3,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[323] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6d18,\n+\t.act_pattern_id = 4,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[324] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7518,\n+\t.act_pattern_id = 5,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[325] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6e18,\n+\t.act_pattern_id = 6,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[326] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_256c,\n+\t.act_pattern_id = 7,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[327] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_036c,\n+\t.act_pattern_id = 8,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[328] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_698c,\n+\t.act_pattern_id = 9,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[329] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_20e0,\n+\t.act_pattern_id = 10,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[330] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_31f0,\n+\t.act_pattern_id = 11,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[331] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7618,\n+\t.act_pattern_id = 12,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[332] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2d6c,\n+\t.act_pattern_id = 13,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[333] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0b6c,\n+\t.act_pattern_id = 14,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[334] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_718c,\n+\t.act_pattern_id = 15,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[335] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_28e0,\n+\t.act_pattern_id = 16,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[336] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_39f0,\n+\t.act_pattern_id = 17,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[337] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_025c,\n+\t.act_pattern_id = 18,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[338] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_356c,\n+\t.act_pattern_id = 19,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[339] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_136c,\n+\t.act_pattern_id = 20,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[340] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_798c,\n+\t.act_pattern_id = 21,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[341] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_30e0,\n+\t.act_pattern_id = 22,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[342] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_41f0,\n+\t.act_pattern_id = 23,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[343] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0a5c,\n+\t.act_pattern_id = 24,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[344] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3d6c,\n+\t.act_pattern_id = 25,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[345] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1b6c,\n+\t.act_pattern_id = 26,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[346] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_05d0,\n+\t.act_pattern_id = 27,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[347] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_38e0,\n+\t.act_pattern_id = 28,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[348] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_49f0,\n+\t.act_pattern_id = 29,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[349] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6e28,\n+\t.act_pattern_id = 30,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[350] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_257c,\n+\t.act_pattern_id = 31,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[351] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_037c,\n+\t.act_pattern_id = 32,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[352] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_699c,\n+\t.act_pattern_id = 33,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[353] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_20f0,\n+\t.act_pattern_id = 34,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[354] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3200,\n+\t.act_pattern_id = 35,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[355] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7628,\n+\t.act_pattern_id = 36,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[356] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2d7c,\n+\t.act_pattern_id = 37,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[357] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0b7c,\n+\t.act_pattern_id = 38,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[358] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_719c,\n+\t.act_pattern_id = 39,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[359] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_28f0,\n+\t.act_pattern_id = 40,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[360] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3a00,\n+\t.act_pattern_id = 41,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[361] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_026c,\n+\t.act_pattern_id = 42,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[362] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_357c,\n+\t.act_pattern_id = 43,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[363] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_137c,\n+\t.act_pattern_id = 44,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[364] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_799c,\n+\t.act_pattern_id = 45,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[365] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_30f0,\n+\t.act_pattern_id = 46,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[366] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4200,\n+\t.act_pattern_id = 47,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[367] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0a6c,\n+\t.act_pattern_id = 48,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[368] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3d7c,\n+\t.act_pattern_id = 49,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[369] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1b7c,\n+\t.act_pattern_id = 50,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[370] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_05e0,\n+\t.act_pattern_id = 51,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[371] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_38f0,\n+\t.act_pattern_id = 52,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[372] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4a00,\n+\t.act_pattern_id = 53,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[373] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0be4,\n+\t.act_pattern_id = 54,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[374] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3ef4,\n+\t.act_pattern_id = 55,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[375] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1cf4,\n+\t.act_pattern_id = 56,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[376] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0758,\n+\t.act_pattern_id = 57,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[377] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3a68,\n+\t.act_pattern_id = 58,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[378] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4b78,\n+\t.act_pattern_id = 59,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[379] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0bf4,\n+\t.act_pattern_id = 60,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[380] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3f04,\n+\t.act_pattern_id = 61,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[381] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1d04,\n+\t.act_pattern_id = 62,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[382] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0768,\n+\t.act_pattern_id = 63,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[383] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3a78,\n+\t.act_pattern_id = 64,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[384] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4b88,\n+\t.act_pattern_id = 65,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[385] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_46f4,\n+\t.act_pattern_id = 66,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[386] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_24f4,\n+\t.act_pattern_id = 67,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[387] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0f58,\n+\t.act_pattern_id = 68,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[388] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_13e4,\n+\t.act_pattern_id = 69,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[389] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4268,\n+\t.act_pattern_id = 70,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[390] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5378,\n+\t.act_pattern_id = 71,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[391] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_13f4,\n+\t.act_pattern_id = 72,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[392] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4704,\n+\t.act_pattern_id = 73,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[393] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2504,\n+\t.act_pattern_id = 74,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[394] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0f68,\n+\t.act_pattern_id = 75,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[395] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4278,\n+\t.act_pattern_id = 76,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[396] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5388,\n+\t.act_pattern_id = 77,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[397] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1be4,\n+\t.act_pattern_id = 78,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[398] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4ef4,\n+\t.act_pattern_id = 79,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[399] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2cf4,\n+\t.act_pattern_id = 80,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[400] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1758,\n+\t.act_pattern_id = 81,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[401] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4a68,\n+\t.act_pattern_id = 82,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[402] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5b78,\n+\t.act_pattern_id = 83,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[403] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1bf4,\n+\t.act_pattern_id = 84,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[404] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4f04,\n+\t.act_pattern_id = 85,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[405] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2d04,\n+\t.act_pattern_id = 86,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[406] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1768,\n+\t.act_pattern_id = 87,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[407] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4a78,\n+\t.act_pattern_id = 88,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[408] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5b88,\n+\t.act_pattern_id = 89,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[409] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_23e4,\n+\t.act_pattern_id = 90,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[410] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_56f4,\n+\t.act_pattern_id = 91,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[411] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_34f4,\n+\t.act_pattern_id = 92,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[412] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1f58,\n+\t.act_pattern_id = 93,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[413] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5268,\n+\t.act_pattern_id = 94,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[414] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6378,\n+\t.act_pattern_id = 95,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[415] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_23f4,\n+\t.act_pattern_id = 96,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[416] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5704,\n+\t.act_pattern_id = 97,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[417] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3504,\n+\t.act_pattern_id = 98,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[418] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1f68,\n+\t.act_pattern_id = 99,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[419] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5278,\n+\t.act_pattern_id = 100,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[420] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6388,\n+\t.act_pattern_id = 101,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[421] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1c36,\n+\t.act_pattern_id = 102,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[422] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2436,\n+\t.act_pattern_id = 103,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[423] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2c36,\n+\t.act_pattern_id = 104,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[424] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1c46,\n+\t.act_pattern_id = 105,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[425] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2446,\n+\t.act_pattern_id = 106,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[426] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2c46,\n+\t.act_pattern_id = 107,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[427] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2546,\n+\t.act_pattern_id = 108,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[428] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5856,\n+\t.act_pattern_id = 109,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[429] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3656,\n+\t.act_pattern_id = 110,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[430] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_20ba,\n+\t.act_pattern_id = 111,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[431] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_53ca,\n+\t.act_pattern_id = 112,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[432] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_64da,\n+\t.act_pattern_id = 113,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[433] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2d46,\n+\t.act_pattern_id = 114,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[434] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6056,\n+\t.act_pattern_id = 115,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[435] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3e56,\n+\t.act_pattern_id = 116,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[436] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_28ba,\n+\t.act_pattern_id = 117,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[437] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5bca,\n+\t.act_pattern_id = 118,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[438] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6cda,\n+\t.act_pattern_id = 119,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[439] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3546,\n+\t.act_pattern_id = 120,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[440] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6856,\n+\t.act_pattern_id = 121,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[441] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4656,\n+\t.act_pattern_id = 122,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[442] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_30ba,\n+\t.act_pattern_id = 123,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[443] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_63ca,\n+\t.act_pattern_id = 124,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[444] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_74da,\n+\t.act_pattern_id = 125,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[445] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3d46,\n+\t.act_pattern_id = 126,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[446] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7056,\n+\t.act_pattern_id = 127,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[447] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4e56,\n+\t.act_pattern_id = 128,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[448] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_38ba,\n+\t.act_pattern_id = 129,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[449] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6bca,\n+\t.act_pattern_id = 130,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[450] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_011e,\n+\t.act_pattern_id = 131,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[451] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2556,\n+\t.act_pattern_id = 132,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[452] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5866,\n+\t.act_pattern_id = 133,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[453] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3666,\n+\t.act_pattern_id = 134,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[454] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_20ca,\n+\t.act_pattern_id = 135,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[455] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_53da,\n+\t.act_pattern_id = 136,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[456] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_64ea,\n+\t.act_pattern_id = 137,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[457] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_2d56,\n+\t.act_pattern_id = 138,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[458] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6066,\n+\t.act_pattern_id = 139,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[459] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3e66,\n+\t.act_pattern_id = 140,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[460] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_28ca,\n+\t.act_pattern_id = 141,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[461] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5bda,\n+\t.act_pattern_id = 142,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[462] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6cea,\n+\t.act_pattern_id = 143,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[463] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3556,\n+\t.act_pattern_id = 144,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[464] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6866,\n+\t.act_pattern_id = 145,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[465] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4666,\n+\t.act_pattern_id = 146,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[466] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_30ca,\n+\t.act_pattern_id = 147,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[467] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_63da,\n+\t.act_pattern_id = 148,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[468] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_74ea,\n+\t.act_pattern_id = 149,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[469] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3d56,\n+\t.act_pattern_id = 150,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_DROP |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[57] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_063f,\n-\t.act_pattern_id = 3,\n+\t[470] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7066,\n+\t.act_pattern_id = 151,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n-\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[58] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0510,\n-\t.act_pattern_id = 4,\n+\t[471] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4e66,\n+\t.act_pattern_id = 152,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n-\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[59] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_03c6,\n-\t.act_pattern_id = 5,\n+\t[472] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_38ca,\n+\t.act_pattern_id = 153,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[473] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6bda,\n+\t.act_pattern_id = 154,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[474] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_012e,\n+\t.act_pattern_id = 155,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[475] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3ece,\n+\t.act_pattern_id = 156,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[60] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0082,\n-\t.act_pattern_id = 6,\n+\t[476] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_71de,\n+\t.act_pattern_id = 157,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n-\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[61] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_06bb,\n-\t.act_pattern_id = 7,\n+\t[477] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4fde,\n+\t.act_pattern_id = 158,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n-\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[62] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_021d,\n-\t.act_pattern_id = 8,\n+\t[478] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3a42,\n+\t.act_pattern_id = 159,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[479] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6d52,\n+\t.act_pattern_id = 160,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[480] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_02a6,\n+\t.act_pattern_id = 161,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[481] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3ede,\n+\t.act_pattern_id = 162,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[63] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0641,\n-\t.act_pattern_id = 9,\n+\t[482] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_71ee,\n+\t.act_pattern_id = 163,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n-\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[64] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0512,\n-\t.act_pattern_id = 10,\n+\t[483] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4fee,\n+\t.act_pattern_id = 164,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n-\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[65] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_03c8,\n-\t.act_pattern_id = 11,\n+\t[484] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_3a52,\n+\t.act_pattern_id = 165,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[485] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6d62,\n+\t.act_pattern_id = 166,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[486] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_02b6,\n+\t.act_pattern_id = 167,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[66] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0084,\n-\t.act_pattern_id = 12,\n+\t[487] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_79de,\n+\t.act_pattern_id = 168,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[488] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_57de,\n+\t.act_pattern_id = 169,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[489] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4242,\n+\t.act_pattern_id = 170,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[490] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_46ce,\n+\t.act_pattern_id = 171,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[491] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7552,\n+\t.act_pattern_id = 172,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[492] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0aa6,\n+\t.act_pattern_id = 173,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[493] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_46de,\n+\t.act_pattern_id = 174,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[494] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_79ee,\n+\t.act_pattern_id = 175,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_PCP |\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n-\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[67] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_06bd,\n-\t.act_pattern_id = 13,\n+\t[495] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_57ee,\n+\t.act_pattern_id = 176,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[496] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4252,\n+\t.act_pattern_id = 177,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[497] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_7562,\n+\t.act_pattern_id = 178,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n-\t\tBNXT_ULP_ACT_BIT_SET_VLAN_VID |\n-\t\tBNXT_ULP_ACT_BIT_PUSH_VLAN |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 4\n+\t.act_tid = 7\n \t},\n-\t[68] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_06d7,\n-\t.act_pattern_id = 0,\n+\t[498] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0ab6,\n+\t.act_pattern_id = 179,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 7\n+\t},\n+\t[499] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4ece,\n+\t.act_pattern_id = 180,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[69] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_02c4,\n-\t.act_pattern_id = 1,\n+\t[500] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0622,\n+\t.act_pattern_id = 181,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[70] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_042a,\n-\t.act_pattern_id = 2,\n+\t[501] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5fde,\n+\t.act_pattern_id = 182,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[71] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_036e,\n-\t.act_pattern_id = 3,\n+\t[502] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4a42,\n+\t.act_pattern_id = 183,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[72] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_06c4,\n-\t.act_pattern_id = 4,\n+\t[503] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0196,\n+\t.act_pattern_id = 184,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[73] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0417,\n-\t.act_pattern_id = 5,\n+\t[504] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_12a6,\n+\t.act_pattern_id = 185,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[74] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_06d9,\n-\t.act_pattern_id = 6,\n+\t[505] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4ede,\n+\t.act_pattern_id = 186,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[75] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_02c6,\n-\t.act_pattern_id = 7,\n+\t[506] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0632,\n+\t.act_pattern_id = 187,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[76] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_042c,\n-\t.act_pattern_id = 8,\n+\t[507] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5fee,\n+\t.act_pattern_id = 188,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[77] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0370,\n-\t.act_pattern_id = 9,\n+\t[508] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_4a52,\n+\t.act_pattern_id = 189,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[78] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_06c6,\n-\t.act_pattern_id = 10,\n+\t[509] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_01a6,\n+\t.act_pattern_id = 190,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[79] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0419,\n-\t.act_pattern_id = 11,\n+\t[510] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_12b6,\n+\t.act_pattern_id = 191,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[80] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0119,\n-\t.act_pattern_id = 12,\n+\t[511] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_56ce,\n+\t.act_pattern_id = 192,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[81] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_046f,\n-\t.act_pattern_id = 13,\n+\t[512] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0e22,\n+\t.act_pattern_id = 193,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[82] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_05d5,\n-\t.act_pattern_id = 14,\n+\t[513] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_67de,\n+\t.act_pattern_id = 194,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[83] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0519,\n-\t.act_pattern_id = 15,\n+\t[514] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5242,\n+\t.act_pattern_id = 195,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[84] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0106,\n-\t.act_pattern_id = 16,\n+\t[515] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0996,\n+\t.act_pattern_id = 196,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[85] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_05c2,\n-\t.act_pattern_id = 17,\n+\t[516] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1aa6,\n+\t.act_pattern_id = 197,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[86] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_011b,\n-\t.act_pattern_id = 18,\n+\t[517] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_56de,\n+\t.act_pattern_id = 198,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[87] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0471,\n-\t.act_pattern_id = 19,\n+\t[518] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_0e32,\n+\t.act_pattern_id = 199,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[88] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_05d7,\n-\t.act_pattern_id = 20,\n+\t[519] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_67ee,\n+\t.act_pattern_id = 200,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[89] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_051b,\n-\t.act_pattern_id = 21,\n+\t[520] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_5252,\n+\t.act_pattern_id = 201,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[90] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_0108,\n-\t.act_pattern_id = 22,\n+\t[521] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_09a6,\n+\t.act_pattern_id = 202,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_DST |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[91] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_05c4,\n-\t.act_pattern_id = 23,\n+\t[522] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1ab6,\n+\t.act_pattern_id = 203,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n \t\tBNXT_ULP_ACT_BIT_DEC_TTL |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_ACT_BIT_SET_IPV4_SRC |\n@@ -1089,25 +6906,255 @@ struct bnxt_ulp_act_match_info ulp_act_match_list[] = {\n \t\tBNXT_ULP_ACT_BIT_SET_TP_SRC |\n \t\tBNXT_ULP_ACT_BIT_SET_TP_DST |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 5\n+\t.act_tid = 7\n \t},\n-\t[92] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_00a2,\n+\t[523] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_31d0,\n \t.act_pattern_id = 0,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 6\n+\t.act_tid = 8\n \t},\n-\t[93] = {\n-\t.act_hid = BNXT_ULP_ACT_HID_00a4,\n+\t[524] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_31e0,\n \t.act_pattern_id = 1,\n \t.app_sig = 0,\n \t.act_sig = { .bits =\n \t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n \t\tBNXT_ULP_ACT_BIT_COUNT |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n-\t.act_tid = 6\n+\t.act_tid = 8\n+\t},\n+\t[525] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_39d0,\n+\t.act_pattern_id = 2,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[526] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_39e0,\n+\t.act_pattern_id = 3,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[527] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_41d0,\n+\t.act_pattern_id = 4,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[528] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_41e0,\n+\t.act_pattern_id = 5,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[529] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_49d0,\n+\t.act_pattern_id = 6,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[530] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_49e0,\n+\t.act_pattern_id = 7,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[531] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_64ba,\n+\t.act_pattern_id = 8,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[532] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_64ca,\n+\t.act_pattern_id = 9,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[533] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6cba,\n+\t.act_pattern_id = 10,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[534] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6cca,\n+\t.act_pattern_id = 11,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[535] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_74ba,\n+\t.act_pattern_id = 12,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[536] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_74ca,\n+\t.act_pattern_id = 13,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[537] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_00fe,\n+\t.act_pattern_id = 14,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[538] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_010e,\n+\t.act_pattern_id = 15,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_SRC |\n+\t\tBNXT_ULP_ACT_BIT_SET_MAC_DST |\n+\t\tBNXT_ULP_ACT_BIT_VXLAN_ENCAP |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 8\n+\t},\n+\t[539] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_331c,\n+\t.act_pattern_id = 0,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_VF_TO_VF |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 9\n+\t},\n+\t[540] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_332c,\n+\t.act_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_VF_TO_VF |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 9\n+\t},\n+\t[541] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6706,\n+\t.act_pattern_id = 2,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_VF_TO_VF |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 9\n+\t},\n+\t[542] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_6716,\n+\t.act_pattern_id = 3,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_VF_TO_VF |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 9\n+\t},\n+\t[543] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1b6d,\n+\t.act_pattern_id = 0,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED |\n+\t\tBNXT_ULP_ACT_BIT_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_VF_TO_VF |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 10\n+\t},\n+\t[544] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_1b7d,\n+\t.act_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_SHARED |\n+\t\tBNXT_ULP_ACT_BIT_SAMPLE |\n+\t\tBNXT_ULP_ACT_BIT_VF_TO_VF |\n+\t\tBNXT_ULP_ACT_BIT_COUNT |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 10\n+\t},\n+\t[545] = {\n+\t.act_hid = BNXT_ULP_ACT_HID_641a,\n+\t.act_pattern_id = 2,\n+\t.app_sig = 0,\n+\t.act_sig = { .bits =\n+\t\tBNXT_ULP_ACT_BIT_DELETE |\n+\t\tBNXT_ULP_ACT_BIT_SHARED_SAMPLE |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_EGR },\n+\t.act_tid = 10\n \t}\n };\ndiff --git a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_class.c b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_class.c\nindex c127a53b32..1c68502ed0 100644\n--- a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_class.c\n+++ b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_class.c\n@@ -1,10 +1,8 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n-/* date: Wed Nov 24 17:15:38 2021 */\n-\n #include \"ulp_template_db_enum.h\"\n #include \"ulp_template_db_field.h\"\n #include \"ulp_template_struct.h\"\n@@ -16,1308 +14,1918 @@\n  * maps hash id to ulp_class_match_list[] index\n  */\n uint16_t ulp_class_sig_tbl[BNXT_ULP_CLASS_SIG_TBL_MAX_SZ] = {\n-\t[BNXT_ULP_CLASS_HID_55dd] = 1,\n-\t[BNXT_ULP_CLASS_HID_1df1] = 2,\n-\t[BNXT_ULP_CLASS_HID_3e55] = 3,\n-\t[BNXT_ULP_CLASS_HID_0649] = 4,\n-\t[BNXT_ULP_CLASS_HID_1011] = 5,\n-\t[BNXT_ULP_CLASS_HID_40e9] = 6,\n-\t[BNXT_ULP_CLASS_HID_3e99] = 7,\n-\t[BNXT_ULP_CLASS_HID_06ad] = 8,\n-\t[BNXT_ULP_CLASS_HID_38c7] = 9,\n-\t[BNXT_ULP_CLASS_HID_00fb] = 10,\n-\t[BNXT_ULP_CLASS_HID_24d3] = 11,\n-\t[BNXT_ULP_CLASS_HID_559b] = 12,\n-\t[BNXT_ULP_CLASS_HID_5003] = 13,\n-\t[BNXT_ULP_CLASS_HID_1837] = 14,\n-\t[BNXT_ULP_CLASS_HID_3bef] = 15,\n-\t[BNXT_ULP_CLASS_HID_0403] = 16,\n-\t[BNXT_ULP_CLASS_HID_3d3f] = 17,\n-\t[BNXT_ULP_CLASS_HID_0543] = 18,\n-\t[BNXT_ULP_CLASS_HID_292b] = 19,\n-\t[BNXT_ULP_CLASS_HID_59e3] = 20,\n-\t[BNXT_ULP_CLASS_HID_5d3b] = 21,\n-\t[BNXT_ULP_CLASS_HID_254f] = 22,\n-\t[BNXT_ULP_CLASS_HID_4917] = 23,\n-\t[BNXT_ULP_CLASS_HID_113b] = 24,\n-\t[BNXT_ULP_CLASS_HID_55fd] = 25,\n-\t[BNXT_ULP_CLASS_HID_1dd1] = 26,\n-\t[BNXT_ULP_CLASS_HID_3e75] = 27,\n-\t[BNXT_ULP_CLASS_HID_0669] = 28,\n-\t[BNXT_ULP_CLASS_HID_1ba1] = 29,\n-\t[BNXT_ULP_CLASS_HID_4c69] = 30,\n-\t[BNXT_ULP_CLASS_HID_0439] = 31,\n-\t[BNXT_ULP_CLASS_HID_34e1] = 32,\n-\t[BNXT_ULP_CLASS_HID_0465] = 33,\n-\t[BNXT_ULP_CLASS_HID_352d] = 34,\n-\t[BNXT_ULP_CLASS_HID_55b1] = 35,\n-\t[BNXT_ULP_CLASS_HID_1da5] = 36,\n-\t[BNXT_ULP_CLASS_HID_32fd] = 37,\n-\t[BNXT_ULP_CLASS_HID_63a5] = 38,\n-\t[BNXT_ULP_CLASS_HID_1b75] = 39,\n-\t[BNXT_ULP_CLASS_HID_4c3d] = 40,\n-\t[BNXT_ULP_CLASS_HID_1031] = 41,\n-\t[BNXT_ULP_CLASS_HID_40c9] = 42,\n-\t[BNXT_ULP_CLASS_HID_3eb9] = 43,\n-\t[BNXT_ULP_CLASS_HID_068d] = 44,\n-\t[BNXT_ULP_CLASS_HID_5039] = 45,\n-\t[BNXT_ULP_CLASS_HID_180d] = 46,\n-\t[BNXT_ULP_CLASS_HID_15fd] = 47,\n-\t[BNXT_ULP_CLASS_HID_46b5] = 48,\n-\t[BNXT_ULP_CLASS_HID_303d] = 49,\n-\t[BNXT_ULP_CLASS_HID_60f5] = 50,\n-\t[BNXT_ULP_CLASS_HID_5ea5] = 51,\n-\t[BNXT_ULP_CLASS_HID_2689] = 52,\n-\t[BNXT_ULP_CLASS_HID_0771] = 53,\n-\t[BNXT_ULP_CLASS_HID_3809] = 54,\n-\t[BNXT_ULP_CLASS_HID_35f9] = 55,\n-\t[BNXT_ULP_CLASS_HID_66b1] = 56,\n-\t[BNXT_ULP_CLASS_HID_559d] = 57,\n-\t[BNXT_ULP_CLASS_HID_1db1] = 58,\n-\t[BNXT_ULP_CLASS_HID_3e15] = 59,\n-\t[BNXT_ULP_CLASS_HID_0609] = 60,\n-\t[BNXT_ULP_CLASS_HID_1bc1] = 61,\n-\t[BNXT_ULP_CLASS_HID_4c09] = 62,\n-\t[BNXT_ULP_CLASS_HID_0459] = 63,\n-\t[BNXT_ULP_CLASS_HID_3481] = 64,\n-\t[BNXT_ULP_CLASS_HID_0405] = 65,\n-\t[BNXT_ULP_CLASS_HID_354d] = 66,\n-\t[BNXT_ULP_CLASS_HID_55d1] = 67,\n-\t[BNXT_ULP_CLASS_HID_1dc5] = 68,\n-\t[BNXT_ULP_CLASS_HID_329d] = 69,\n-\t[BNXT_ULP_CLASS_HID_63c5] = 70,\n-\t[BNXT_ULP_CLASS_HID_1b15] = 71,\n-\t[BNXT_ULP_CLASS_HID_4c5d] = 72,\n-\t[BNXT_ULP_CLASS_HID_1051] = 73,\n-\t[BNXT_ULP_CLASS_HID_40a9] = 74,\n-\t[BNXT_ULP_CLASS_HID_3ed9] = 75,\n-\t[BNXT_ULP_CLASS_HID_06ed] = 76,\n-\t[BNXT_ULP_CLASS_HID_5059] = 77,\n-\t[BNXT_ULP_CLASS_HID_186d] = 78,\n-\t[BNXT_ULP_CLASS_HID_159d] = 79,\n-\t[BNXT_ULP_CLASS_HID_46d5] = 80,\n-\t[BNXT_ULP_CLASS_HID_305d] = 81,\n-\t[BNXT_ULP_CLASS_HID_6095] = 82,\n-\t[BNXT_ULP_CLASS_HID_5ec5] = 83,\n-\t[BNXT_ULP_CLASS_HID_26e9] = 84,\n-\t[BNXT_ULP_CLASS_HID_0711] = 85,\n-\t[BNXT_ULP_CLASS_HID_3869] = 86,\n-\t[BNXT_ULP_CLASS_HID_3599] = 87,\n-\t[BNXT_ULP_CLASS_HID_66d1] = 88,\n-\t[BNXT_ULP_CLASS_HID_38e7] = 89,\n-\t[BNXT_ULP_CLASS_HID_00db] = 90,\n-\t[BNXT_ULP_CLASS_HID_24f3] = 91,\n-\t[BNXT_ULP_CLASS_HID_55bb] = 92,\n-\t[BNXT_ULP_CLASS_HID_5023] = 93,\n-\t[BNXT_ULP_CLASS_HID_1817] = 94,\n-\t[BNXT_ULP_CLASS_HID_3bcf] = 95,\n-\t[BNXT_ULP_CLASS_HID_0423] = 96,\n-\t[BNXT_ULP_CLASS_HID_58e3] = 97,\n-\t[BNXT_ULP_CLASS_HID_20d7] = 98,\n-\t[BNXT_ULP_CLASS_HID_448f] = 99,\n-\t[BNXT_ULP_CLASS_HID_0ce3] = 100,\n-\t[BNXT_ULP_CLASS_HID_076b] = 101,\n-\t[BNXT_ULP_CLASS_HID_3813] = 102,\n-\t[BNXT_ULP_CLASS_HID_5bcb] = 103,\n-\t[BNXT_ULP_CLASS_HID_243f] = 104,\n-\t[BNXT_ULP_CLASS_HID_144b] = 105,\n-\t[BNXT_ULP_CLASS_HID_4573] = 106,\n-\t[BNXT_ULP_CLASS_HID_0057] = 107,\n-\t[BNXT_ULP_CLASS_HID_311f] = 108,\n-\t[BNXT_ULP_CLASS_HID_2b87] = 109,\n-\t[BNXT_ULP_CLASS_HID_5c4f] = 110,\n-\t[BNXT_ULP_CLASS_HID_1793] = 111,\n-\t[BNXT_ULP_CLASS_HID_485b] = 112,\n-\t[BNXT_ULP_CLASS_HID_3447] = 113,\n-\t[BNXT_ULP_CLASS_HID_650f] = 114,\n-\t[BNXT_ULP_CLASS_HID_2053] = 115,\n-\t[BNXT_ULP_CLASS_HID_511b] = 116,\n-\t[BNXT_ULP_CLASS_HID_4b83] = 117,\n-\t[BNXT_ULP_CLASS_HID_13f7] = 118,\n-\t[BNXT_ULP_CLASS_HID_37af] = 119,\n-\t[BNXT_ULP_CLASS_HID_6857] = 120,\n-\t[BNXT_ULP_CLASS_HID_3d1f] = 121,\n-\t[BNXT_ULP_CLASS_HID_0563] = 122,\n-\t[BNXT_ULP_CLASS_HID_290b] = 123,\n-\t[BNXT_ULP_CLASS_HID_59c3] = 124,\n-\t[BNXT_ULP_CLASS_HID_5d1b] = 125,\n-\t[BNXT_ULP_CLASS_HID_256f] = 126,\n-\t[BNXT_ULP_CLASS_HID_4937] = 127,\n-\t[BNXT_ULP_CLASS_HID_111b] = 128,\n-\t[BNXT_ULP_CLASS_HID_25f4b] = 129,\n-\t[BNXT_ULP_CLASS_HID_2275f] = 130,\n-\t[BNXT_ULP_CLASS_HID_24b67] = 131,\n-\t[BNXT_ULP_CLASS_HID_2134b] = 132,\n-\t[BNXT_ULP_CLASS_HID_21683] = 133,\n-\t[BNXT_ULP_CLASS_HID_2475b] = 134,\n-\t[BNXT_ULP_CLASS_HID_202bf] = 135,\n-\t[BNXT_ULP_CLASS_HID_23377] = 136,\n-\t[BNXT_ULP_CLASS_HID_119db] = 137,\n-\t[BNXT_ULP_CLASS_HID_14a93] = 138,\n-\t[BNXT_ULP_CLASS_HID_105f7] = 139,\n-\t[BNXT_ULP_CLASS_HID_1368f] = 140,\n-\t[BNXT_ULP_CLASS_HID_139c7] = 141,\n-\t[BNXT_ULP_CLASS_HID_1022b] = 142,\n-\t[BNXT_ULP_CLASS_HID_125f3] = 143,\n-\t[BNXT_ULP_CLASS_HID_1568b] = 144,\n-\t[BNXT_ULP_CLASS_HID_33c37] = 145,\n-\t[BNXT_ULP_CLASS_HID_3041b] = 146,\n-\t[BNXT_ULP_CLASS_HID_32823] = 147,\n-\t[BNXT_ULP_CLASS_HID_358fb] = 148,\n-\t[BNXT_ULP_CLASS_HID_35c33] = 149,\n-\t[BNXT_ULP_CLASS_HID_32407] = 150,\n-\t[BNXT_ULP_CLASS_HID_3482f] = 151,\n-\t[BNXT_ULP_CLASS_HID_31033] = 152,\n-\t[BNXT_ULP_CLASS_HID_3887] = 153,\n-\t[BNXT_ULP_CLASS_HID_00bb] = 154,\n-\t[BNXT_ULP_CLASS_HID_2493] = 155,\n-\t[BNXT_ULP_CLASS_HID_55db] = 156,\n-\t[BNXT_ULP_CLASS_HID_5043] = 157,\n-\t[BNXT_ULP_CLASS_HID_1877] = 158,\n-\t[BNXT_ULP_CLASS_HID_3baf] = 159,\n-\t[BNXT_ULP_CLASS_HID_0443] = 160,\n-\t[BNXT_ULP_CLASS_HID_5883] = 161,\n-\t[BNXT_ULP_CLASS_HID_20b7] = 162,\n-\t[BNXT_ULP_CLASS_HID_44ef] = 163,\n-\t[BNXT_ULP_CLASS_HID_0c83] = 164,\n-\t[BNXT_ULP_CLASS_HID_070b] = 165,\n-\t[BNXT_ULP_CLASS_HID_3873] = 166,\n-\t[BNXT_ULP_CLASS_HID_5bab] = 167,\n-\t[BNXT_ULP_CLASS_HID_245f] = 168,\n-\t[BNXT_ULP_CLASS_HID_142b] = 169,\n-\t[BNXT_ULP_CLASS_HID_4513] = 170,\n-\t[BNXT_ULP_CLASS_HID_0037] = 171,\n-\t[BNXT_ULP_CLASS_HID_317f] = 172,\n-\t[BNXT_ULP_CLASS_HID_2be7] = 173,\n-\t[BNXT_ULP_CLASS_HID_5c2f] = 174,\n-\t[BNXT_ULP_CLASS_HID_17f3] = 175,\n-\t[BNXT_ULP_CLASS_HID_483b] = 176,\n-\t[BNXT_ULP_CLASS_HID_3427] = 177,\n-\t[BNXT_ULP_CLASS_HID_656f] = 178,\n-\t[BNXT_ULP_CLASS_HID_2033] = 179,\n-\t[BNXT_ULP_CLASS_HID_517b] = 180,\n-\t[BNXT_ULP_CLASS_HID_4be3] = 181,\n-\t[BNXT_ULP_CLASS_HID_1397] = 182,\n-\t[BNXT_ULP_CLASS_HID_37cf] = 183,\n-\t[BNXT_ULP_CLASS_HID_6837] = 184,\n-\t[BNXT_ULP_CLASS_HID_3d7f] = 185,\n-\t[BNXT_ULP_CLASS_HID_0503] = 186,\n-\t[BNXT_ULP_CLASS_HID_296b] = 187,\n-\t[BNXT_ULP_CLASS_HID_59a3] = 188,\n-\t[BNXT_ULP_CLASS_HID_5d7b] = 189,\n-\t[BNXT_ULP_CLASS_HID_250f] = 190,\n-\t[BNXT_ULP_CLASS_HID_4957] = 191,\n-\t[BNXT_ULP_CLASS_HID_117b] = 192,\n-\t[BNXT_ULP_CLASS_HID_25f2b] = 193,\n-\t[BNXT_ULP_CLASS_HID_2273f] = 194,\n-\t[BNXT_ULP_CLASS_HID_24b07] = 195,\n-\t[BNXT_ULP_CLASS_HID_2132b] = 196,\n-\t[BNXT_ULP_CLASS_HID_216e3] = 197,\n-\t[BNXT_ULP_CLASS_HID_2473b] = 198,\n-\t[BNXT_ULP_CLASS_HID_202df] = 199,\n-\t[BNXT_ULP_CLASS_HID_23317] = 200,\n-\t[BNXT_ULP_CLASS_HID_119bb] = 201,\n-\t[BNXT_ULP_CLASS_HID_14af3] = 202,\n-\t[BNXT_ULP_CLASS_HID_10597] = 203,\n-\t[BNXT_ULP_CLASS_HID_136ef] = 204,\n-\t[BNXT_ULP_CLASS_HID_139a7] = 205,\n-\t[BNXT_ULP_CLASS_HID_1024b] = 206,\n-\t[BNXT_ULP_CLASS_HID_12593] = 207,\n-\t[BNXT_ULP_CLASS_HID_156eb] = 208,\n-\t[BNXT_ULP_CLASS_HID_33c57] = 209,\n-\t[BNXT_ULP_CLASS_HID_3047b] = 210,\n-\t[BNXT_ULP_CLASS_HID_32843] = 211,\n-\t[BNXT_ULP_CLASS_HID_3589b] = 212,\n-\t[BNXT_ULP_CLASS_HID_35c53] = 213,\n-\t[BNXT_ULP_CLASS_HID_32467] = 214,\n-\t[BNXT_ULP_CLASS_HID_3484f] = 215,\n-\t[BNXT_ULP_CLASS_HID_31053] = 216,\n-\t[BNXT_ULP_CLASS_HID_5ce1] = 217,\n-\t[BNXT_ULP_CLASS_HID_4579] = 218,\n-\t[BNXT_ULP_CLASS_HID_1735] = 219,\n-\t[BNXT_ULP_CLASS_HID_45bd] = 220,\n-\t[BNXT_ULP_CLASS_HID_3feb] = 221,\n-\t[BNXT_ULP_CLASS_HID_2bf7] = 222,\n-\t[BNXT_ULP_CLASS_HID_5727] = 223,\n-\t[BNXT_ULP_CLASS_HID_4333] = 224,\n-\t[BNXT_ULP_CLASS_HID_4453] = 225,\n-\t[BNXT_ULP_CLASS_HID_304f] = 226,\n-\t[BNXT_ULP_CLASS_HID_645f] = 227,\n-\t[BNXT_ULP_CLASS_HID_504b] = 228,\n-\t[BNXT_ULP_CLASS_HID_5cc1] = 229,\n-\t[BNXT_ULP_CLASS_HID_4559] = 230,\n-\t[BNXT_ULP_CLASS_HID_2285] = 231,\n-\t[BNXT_ULP_CLASS_HID_0b1d] = 232,\n-\t[BNXT_ULP_CLASS_HID_0b49] = 233,\n-\t[BNXT_ULP_CLASS_HID_5c95] = 234,\n-\t[BNXT_ULP_CLASS_HID_39c1] = 235,\n-\t[BNXT_ULP_CLASS_HID_2259] = 236,\n-\t[BNXT_ULP_CLASS_HID_1715] = 237,\n-\t[BNXT_ULP_CLASS_HID_459d] = 238,\n-\t[BNXT_ULP_CLASS_HID_571d] = 239,\n-\t[BNXT_ULP_CLASS_HID_1cd1] = 240,\n-\t[BNXT_ULP_CLASS_HID_3711] = 241,\n-\t[BNXT_ULP_CLASS_HID_6599] = 242,\n-\t[BNXT_ULP_CLASS_HID_0e55] = 243,\n-\t[BNXT_ULP_CLASS_HID_3cdd] = 244,\n-\t[BNXT_ULP_CLASS_HID_5ca1] = 245,\n-\t[BNXT_ULP_CLASS_HID_4539] = 246,\n-\t[BNXT_ULP_CLASS_HID_22e5] = 247,\n-\t[BNXT_ULP_CLASS_HID_0b7d] = 248,\n-\t[BNXT_ULP_CLASS_HID_0b29] = 249,\n-\t[BNXT_ULP_CLASS_HID_5cf5] = 250,\n-\t[BNXT_ULP_CLASS_HID_39a1] = 251,\n-\t[BNXT_ULP_CLASS_HID_2239] = 252,\n-\t[BNXT_ULP_CLASS_HID_1775] = 253,\n-\t[BNXT_ULP_CLASS_HID_45fd] = 254,\n-\t[BNXT_ULP_CLASS_HID_577d] = 255,\n-\t[BNXT_ULP_CLASS_HID_1cb1] = 256,\n-\t[BNXT_ULP_CLASS_HID_3771] = 257,\n-\t[BNXT_ULP_CLASS_HID_65f9] = 258,\n-\t[BNXT_ULP_CLASS_HID_0e35] = 259,\n-\t[BNXT_ULP_CLASS_HID_3cbd] = 260,\n-\t[BNXT_ULP_CLASS_HID_3fcb] = 261,\n-\t[BNXT_ULP_CLASS_HID_2bd7] = 262,\n-\t[BNXT_ULP_CLASS_HID_5707] = 263,\n-\t[BNXT_ULP_CLASS_HID_4313] = 264,\n-\t[BNXT_ULP_CLASS_HID_5fc7] = 265,\n-\t[BNXT_ULP_CLASS_HID_4bd3] = 266,\n-\t[BNXT_ULP_CLASS_HID_0e4f] = 267,\n-\t[BNXT_ULP_CLASS_HID_632f] = 268,\n-\t[BNXT_ULP_CLASS_HID_1baf] = 269,\n-\t[BNXT_ULP_CLASS_HID_07bb] = 270,\n-\t[BNXT_ULP_CLASS_HID_32eb] = 271,\n-\t[BNXT_ULP_CLASS_HID_1ef7] = 272,\n-\t[BNXT_ULP_CLASS_HID_3bab] = 273,\n-\t[BNXT_ULP_CLASS_HID_27b7] = 274,\n-\t[BNXT_ULP_CLASS_HID_52e7] = 275,\n-\t[BNXT_ULP_CLASS_HID_3ef3] = 276,\n-\t[BNXT_ULP_CLASS_HID_4473] = 277,\n-\t[BNXT_ULP_CLASS_HID_306f] = 278,\n-\t[BNXT_ULP_CLASS_HID_647f] = 279,\n-\t[BNXT_ULP_CLASS_HID_506b] = 280,\n-\t[BNXT_ULP_CLASS_HID_266af] = 281,\n-\t[BNXT_ULP_CLASS_HID_2525b] = 282,\n-\t[BNXT_ULP_CLASS_HID_21de7] = 283,\n-\t[BNXT_ULP_CLASS_HID_20993] = 284,\n-\t[BNXT_ULP_CLASS_HID_1213f] = 285,\n-\t[BNXT_ULP_CLASS_HID_10d2b] = 286,\n-\t[BNXT_ULP_CLASS_HID_1413b] = 287,\n-\t[BNXT_ULP_CLASS_HID_12cd7] = 288,\n-\t[BNXT_ULP_CLASS_HID_3436b] = 289,\n-\t[BNXT_ULP_CLASS_HID_32f07] = 290,\n-\t[BNXT_ULP_CLASS_HID_36317] = 291,\n-\t[BNXT_ULP_CLASS_HID_34f03] = 292,\n-\t[BNXT_ULP_CLASS_HID_3fab] = 293,\n-\t[BNXT_ULP_CLASS_HID_2bb7] = 294,\n-\t[BNXT_ULP_CLASS_HID_5767] = 295,\n-\t[BNXT_ULP_CLASS_HID_4373] = 296,\n-\t[BNXT_ULP_CLASS_HID_5fa7] = 297,\n-\t[BNXT_ULP_CLASS_HID_4bb3] = 298,\n-\t[BNXT_ULP_CLASS_HID_0e2f] = 299,\n-\t[BNXT_ULP_CLASS_HID_634f] = 300,\n-\t[BNXT_ULP_CLASS_HID_1bcf] = 301,\n-\t[BNXT_ULP_CLASS_HID_07db] = 302,\n-\t[BNXT_ULP_CLASS_HID_328b] = 303,\n-\t[BNXT_ULP_CLASS_HID_1e97] = 304,\n-\t[BNXT_ULP_CLASS_HID_3bcb] = 305,\n-\t[BNXT_ULP_CLASS_HID_27d7] = 306,\n-\t[BNXT_ULP_CLASS_HID_5287] = 307,\n-\t[BNXT_ULP_CLASS_HID_3e93] = 308,\n-\t[BNXT_ULP_CLASS_HID_4413] = 309,\n-\t[BNXT_ULP_CLASS_HID_300f] = 310,\n-\t[BNXT_ULP_CLASS_HID_641f] = 311,\n-\t[BNXT_ULP_CLASS_HID_500b] = 312,\n-\t[BNXT_ULP_CLASS_HID_266cf] = 313,\n-\t[BNXT_ULP_CLASS_HID_2523b] = 314,\n-\t[BNXT_ULP_CLASS_HID_21d87] = 315,\n-\t[BNXT_ULP_CLASS_HID_209f3] = 316,\n-\t[BNXT_ULP_CLASS_HID_1215f] = 317,\n-\t[BNXT_ULP_CLASS_HID_10d4b] = 318,\n-\t[BNXT_ULP_CLASS_HID_1415b] = 319,\n-\t[BNXT_ULP_CLASS_HID_12cb7] = 320,\n-\t[BNXT_ULP_CLASS_HID_3430b] = 321,\n-\t[BNXT_ULP_CLASS_HID_32f67] = 322,\n-\t[BNXT_ULP_CLASS_HID_36377] = 323,\n-\t[BNXT_ULP_CLASS_HID_34f63] = 324,\n-\t[BNXT_ULP_CLASS_HID_29b5] = 325,\n-\t[BNXT_ULP_CLASS_HID_29ad] = 326,\n-\t[BNXT_ULP_CLASS_HID_29b7] = 327,\n-\t[BNXT_ULP_CLASS_HID_1583] = 328,\n-\t[BNXT_ULP_CLASS_HID_29af] = 329,\n-\t[BNXT_ULP_CLASS_HID_159b] = 330,\n-\t[BNXT_ULP_CLASS_HID_2995] = 331,\n-\t[BNXT_ULP_CLASS_HID_298d] = 332,\n-\t[BNXT_ULP_CLASS_HID_29f5] = 333,\n-\t[BNXT_ULP_CLASS_HID_29ed] = 334,\n-\t[BNXT_ULP_CLASS_HID_2997] = 335,\n-\t[BNXT_ULP_CLASS_HID_15a3] = 336,\n-\t[BNXT_ULP_CLASS_HID_298f] = 337,\n-\t[BNXT_ULP_CLASS_HID_15bb] = 338,\n-\t[BNXT_ULP_CLASS_HID_29f7] = 339,\n-\t[BNXT_ULP_CLASS_HID_15c3] = 340,\n-\t[BNXT_ULP_CLASS_HID_29ef] = 341,\n-\t[BNXT_ULP_CLASS_HID_15db] = 342,\n-\t[BNXT_ULP_CLASS_HID_1151] = 343,\n-\t[BNXT_ULP_CLASS_HID_315d] = 344,\n-\t[BNXT_ULP_CLASS_HID_3612] = 345,\n-\t[BNXT_ULP_CLASS_HID_66da] = 346,\n-\t[BNXT_ULP_CLASS_HID_243ca] = 347,\n-\t[BNXT_ULP_CLASS_HID_20d8e] = 348,\n-\t[BNXT_ULP_CLASS_HID_2e082] = 349,\n-\t[BNXT_ULP_CLASS_HID_2ab46] = 350,\n-\t[BNXT_ULP_CLASS_HID_25226] = 351,\n-\t[BNXT_ULP_CLASS_HID_25cea] = 352,\n-\t[BNXT_ULP_CLASS_HID_2c82a] = 353,\n-\t[BNXT_ULP_CLASS_HID_2f9a2] = 354,\n-\t[BNXT_ULP_CLASS_HID_23b56] = 355,\n-\t[BNXT_ULP_CLASS_HID_205da] = 356,\n-\t[BNXT_ULP_CLASS_HID_2d8ce] = 357,\n-\t[BNXT_ULP_CLASS_HID_2a2d2] = 358,\n-\t[BNXT_ULP_CLASS_HID_24a72] = 359,\n-\t[BNXT_ULP_CLASS_HID_25476] = 360,\n-\t[BNXT_ULP_CLASS_HID_2c076] = 361,\n-\t[BNXT_ULP_CLASS_HID_2f1ee] = 362,\n-\t[BNXT_ULP_CLASS_HID_20bb6] = 363,\n-\t[BNXT_ULP_CLASS_HID_23d2e] = 364,\n-\t[BNXT_ULP_CLASS_HID_2a96e] = 365,\n-\t[BNXT_ULP_CLASS_HID_2dae6] = 366,\n-\t[BNXT_ULP_CLASS_HID_25af2] = 367,\n-\t[BNXT_ULP_CLASS_HID_24c6a] = 368,\n-\t[BNXT_ULP_CLASS_HID_2c7aa] = 369,\n-\t[BNXT_ULP_CLASS_HID_2c26e] = 370,\n-\t[BNXT_ULP_CLASS_HID_203e2] = 371,\n-\t[BNXT_ULP_CLASS_HID_2357a] = 372,\n-\t[BNXT_ULP_CLASS_HID_2a0fa] = 373,\n-\t[BNXT_ULP_CLASS_HID_2d272] = 374,\n-\t[BNXT_ULP_CLASS_HID_2527e] = 375,\n-\t[BNXT_ULP_CLASS_HID_243f6] = 376,\n-\t[BNXT_ULP_CLASS_HID_2fff6] = 377,\n-\t[BNXT_ULP_CLASS_HID_2e16e] = 378,\n-\t[BNXT_ULP_CLASS_HID_2422d] = 379,\n-\t[BNXT_ULP_CLASS_HID_20c69] = 380,\n-\t[BNXT_ULP_CLASS_HID_2e165] = 381,\n-\t[BNXT_ULP_CLASS_HID_2aaa1] = 382,\n-\t[BNXT_ULP_CLASS_HID_253c1] = 383,\n-\t[BNXT_ULP_CLASS_HID_25d0d] = 384,\n-\t[BNXT_ULP_CLASS_HID_2c9cd] = 385,\n-\t[BNXT_ULP_CLASS_HID_2f845] = 386,\n-\t[BNXT_ULP_CLASS_HID_25afd] = 387,\n-\t[BNXT_ULP_CLASS_HID_22439] = 388,\n-\t[BNXT_ULP_CLASS_HID_290f9] = 389,\n-\t[BNXT_ULP_CLASS_HID_2c371] = 390,\n-\t[BNXT_ULP_CLASS_HID_24355] = 391,\n-\t[BNXT_ULP_CLASS_HID_275dd] = 392,\n-\t[BNXT_ULP_CLASS_HID_2e19d] = 393,\n-\t[BNXT_ULP_CLASS_HID_2d015] = 394,\n-\t[BNXT_ULP_CLASS_HID_2560d] = 395,\n-\t[BNXT_ULP_CLASS_HID_21049] = 396,\n-\t[BNXT_ULP_CLASS_HID_28c09] = 397,\n-\t[BNXT_ULP_CLASS_HID_2be89] = 398,\n-\t[BNXT_ULP_CLASS_HID_267a9] = 399,\n-\t[BNXT_ULP_CLASS_HID_261ed] = 400,\n-\t[BNXT_ULP_CLASS_HID_2ddad] = 401,\n-\t[BNXT_ULP_CLASS_HID_2cc2d] = 402,\n-\t[BNXT_ULP_CLASS_HID_26edd] = 403,\n-\t[BNXT_ULP_CLASS_HID_22819] = 404,\n-\t[BNXT_ULP_CLASS_HID_2a4d9] = 405,\n-\t[BNXT_ULP_CLASS_HID_2d759] = 406,\n-\t[BNXT_ULP_CLASS_HID_2573d] = 407,\n-\t[BNXT_ULP_CLASS_HID_279bd] = 408,\n-\t[BNXT_ULP_CLASS_HID_2f27d] = 409,\n-\t[BNXT_ULP_CLASS_HID_2e4fd] = 410,\n-\t[BNXT_ULP_CLASS_HID_24fbe] = 411,\n-\t[BNXT_ULP_CLASS_HID_201fa] = 412,\n-\t[BNXT_ULP_CLASS_HID_2ecf6] = 413,\n-\t[BNXT_ULP_CLASS_HID_2a732] = 414,\n-\t[BNXT_ULP_CLASS_HID_25e52] = 415,\n-\t[BNXT_ULP_CLASS_HID_2509e] = 416,\n-\t[BNXT_ULP_CLASS_HID_2c45e] = 417,\n-\t[BNXT_ULP_CLASS_HID_2f5d6] = 418,\n-\t[BNXT_ULP_CLASS_HID_23722] = 419,\n-\t[BNXT_ULP_CLASS_HID_209ae] = 420,\n-\t[BNXT_ULP_CLASS_HID_2d4ba] = 421,\n-\t[BNXT_ULP_CLASS_HID_2aea6] = 422,\n-\t[BNXT_ULP_CLASS_HID_24606] = 423,\n-\t[BNXT_ULP_CLASS_HID_25802] = 424,\n-\t[BNXT_ULP_CLASS_HID_2cc02] = 425,\n-\t[BNXT_ULP_CLASS_HID_2fd9a] = 426,\n-\t[BNXT_ULP_CLASS_HID_207c2] = 427,\n-\t[BNXT_ULP_CLASS_HID_2315a] = 428,\n-\t[BNXT_ULP_CLASS_HID_2a51a] = 429,\n-\t[BNXT_ULP_CLASS_HID_2d692] = 430,\n-\t[BNXT_ULP_CLASS_HID_25686] = 431,\n-\t[BNXT_ULP_CLASS_HID_2401e] = 432,\n-\t[BNXT_ULP_CLASS_HID_2cbde] = 433,\n-\t[BNXT_ULP_CLASS_HID_2ce1a] = 434,\n-\t[BNXT_ULP_CLASS_HID_20f96] = 435,\n-\t[BNXT_ULP_CLASS_HID_2390e] = 436,\n-\t[BNXT_ULP_CLASS_HID_2ac8e] = 437,\n-\t[BNXT_ULP_CLASS_HID_2de06] = 438,\n-\t[BNXT_ULP_CLASS_HID_25e0a] = 439,\n-\t[BNXT_ULP_CLASS_HID_24f82] = 440,\n-\t[BNXT_ULP_CLASS_HID_2f382] = 441,\n-\t[BNXT_ULP_CLASS_HID_2ed1a] = 442,\n-\t[BNXT_ULP_CLASS_HID_2576e] = 443,\n-\t[BNXT_ULP_CLASS_HID_229aa] = 444,\n-\t[BNXT_ULP_CLASS_HID_29d6a] = 445,\n-\t[BNXT_ULP_CLASS_HID_2cee2] = 446,\n-\t[BNXT_ULP_CLASS_HID_24ec6] = 447,\n-\t[BNXT_ULP_CLASS_HID_2784e] = 448,\n-\t[BNXT_ULP_CLASS_HID_2ec0e] = 449,\n-\t[BNXT_ULP_CLASS_HID_2dd86] = 450,\n-\t[BNXT_ULP_CLASS_HID_25f22] = 451,\n-\t[BNXT_ULP_CLASS_HID_2112e] = 452,\n-\t[BNXT_ULP_CLASS_HID_2852e] = 453,\n-\t[BNXT_ULP_CLASS_HID_2b6a6] = 454,\n-\t[BNXT_ULP_CLASS_HID_26d86] = 455,\n-\t[BNXT_ULP_CLASS_HID_26002] = 456,\n-\t[BNXT_ULP_CLASS_HID_2eb82] = 457,\n-\t[BNXT_ULP_CLASS_HID_2c50a] = 458,\n-\t[BNXT_ULP_CLASS_HID_22f82] = 459,\n-\t[BNXT_ULP_CLASS_HID_2590a] = 460,\n-\t[BNXT_ULP_CLASS_HID_2ccca] = 461,\n-\t[BNXT_ULP_CLASS_HID_28706] = 462,\n-\t[BNXT_ULP_CLASS_HID_27e46] = 463,\n-\t[BNXT_ULP_CLASS_HID_26fce] = 464,\n-\t[BNXT_ULP_CLASS_HID_2d38e] = 465,\n-\t[BNXT_ULP_CLASS_HID_2d5ca] = 466,\n-\t[BNXT_ULP_CLASS_HID_21706] = 467,\n-\t[BNXT_ULP_CLASS_HID_2408e] = 468,\n-\t[BNXT_ULP_CLASS_HID_2b48e] = 469,\n-\t[BNXT_ULP_CLASS_HID_28e8a] = 470,\n-\t[BNXT_ULP_CLASS_HID_2660a] = 471,\n-\t[BNXT_ULP_CLASS_HID_25782] = 472,\n-\t[BNXT_ULP_CLASS_HID_2db02] = 473,\n-\t[BNXT_ULP_CLASS_HID_2dd8e] = 474,\n-\t[BNXT_ULP_CLASS_HID_25b9e] = 475,\n-\t[BNXT_ULP_CLASS_HID_21dda] = 476,\n-\t[BNXT_ULP_CLASS_HID_2819a] = 477,\n-\t[BNXT_ULP_CLASS_HID_2b31a] = 478,\n-\t[BNXT_ULP_CLASS_HID_26a3a] = 479,\n-\t[BNXT_ULP_CLASS_HID_26c7e] = 480,\n-\t[BNXT_ULP_CLASS_HID_2d03e] = 481,\n-\t[BNXT_ULP_CLASS_HID_2c1be] = 482,\n-\t[BNXT_ULP_CLASS_HID_2430a] = 483,\n-\t[BNXT_ULP_CLASS_HID_2058e] = 484,\n-\t[BNXT_ULP_CLASS_HID_2890e] = 485,\n-\t[BNXT_ULP_CLASS_HID_2ba8e] = 486,\n-\t[BNXT_ULP_CLASS_HID_251ae] = 487,\n-\t[BNXT_ULP_CLASS_HID_2542a] = 488,\n-\t[BNXT_ULP_CLASS_HID_2dfaa] = 489,\n-\t[BNXT_ULP_CLASS_HID_2c93a] = 490,\n-\t[BNXT_ULP_CLASS_HID_213ca] = 491,\n-\t[BNXT_ULP_CLASS_HID_24d5a] = 492,\n-\t[BNXT_ULP_CLASS_HID_2b11a] = 493,\n-\t[BNXT_ULP_CLASS_HID_28b4e] = 494,\n-\t[BNXT_ULP_CLASS_HID_2624e] = 495,\n-\t[BNXT_ULP_CLASS_HID_253de] = 496,\n-\t[BNXT_ULP_CLASS_HID_2c79e] = 497,\n-\t[BNXT_ULP_CLASS_HID_2d9da] = 498,\n-\t[BNXT_ULP_CLASS_HID_21b1e] = 499,\n-\t[BNXT_ULP_CLASS_HID_2350e] = 500,\n-\t[BNXT_ULP_CLASS_HID_2b88e] = 501,\n-\t[BNXT_ULP_CLASS_HID_2ea0e] = 502,\n-\t[BNXT_ULP_CLASS_HID_26a0a] = 503,\n-\t[BNXT_ULP_CLASS_HID_25b8a] = 504,\n-\t[BNXT_ULP_CLASS_HID_2cf0a] = 505,\n-\t[BNXT_ULP_CLASS_HID_2c18e] = 506,\n-\t[BNXT_ULP_CLASS_HID_2634e] = 507,\n-\t[BNXT_ULP_CLASS_HID_2258a] = 508,\n-\t[BNXT_ULP_CLASS_HID_2a94a] = 509,\n-\t[BNXT_ULP_CLASS_HID_2daca] = 510,\n-\t[BNXT_ULP_CLASS_HID_25aae] = 511,\n-\t[BNXT_ULP_CLASS_HID_2742e] = 512,\n-\t[BNXT_ULP_CLASS_HID_2ffee] = 513,\n-\t[BNXT_ULP_CLASS_HID_2e96e] = 514,\n-\t[BNXT_ULP_CLASS_HID_26b0a] = 515,\n-\t[BNXT_ULP_CLASS_HID_22d0e] = 516,\n-\t[BNXT_ULP_CLASS_HID_2910e] = 517,\n-\t[BNXT_ULP_CLASS_HID_2c28e] = 518,\n-\t[BNXT_ULP_CLASS_HID_2422a] = 519,\n-\t[BNXT_ULP_CLASS_HID_273aa] = 520,\n-\t[BNXT_ULP_CLASS_HID_2e7aa] = 521,\n-\t[BNXT_ULP_CLASS_HID_2d12a] = 522,\n-\t[BNXT_ULP_CLASS_HID_23b8a] = 523,\n-\t[BNXT_ULP_CLASS_HID_2550a] = 524,\n-\t[BNXT_ULP_CLASS_HID_2d8ca] = 525,\n-\t[BNXT_ULP_CLASS_HID_2930e] = 526,\n-\t[BNXT_ULP_CLASS_HID_24a0e] = 527,\n-\t[BNXT_ULP_CLASS_HID_24c4a] = 528,\n-\t[BNXT_ULP_CLASS_HID_2ef4e] = 529,\n-\t[BNXT_ULP_CLASS_HID_2e18a] = 530,\n-\t[BNXT_ULP_CLASS_HID_2230e] = 531,\n-\t[BNXT_ULP_CLASS_HID_25c8e] = 532,\n-\t[BNXT_ULP_CLASS_HID_2c08e] = 533,\n-\t[BNXT_ULP_CLASS_HID_29a8a] = 534,\n-\t[BNXT_ULP_CLASS_HID_2718a] = 535,\n-\t[BNXT_ULP_CLASS_HID_2630a] = 536,\n-\t[BNXT_ULP_CLASS_HID_2d70a] = 537,\n-\t[BNXT_ULP_CLASS_HID_2e90e] = 538,\n-\t[BNXT_ULP_CLASS_HID_24e91] = 539,\n-\t[BNXT_ULP_CLASS_HID_200d5] = 540,\n-\t[BNXT_ULP_CLASS_HID_2edd9] = 541,\n-\t[BNXT_ULP_CLASS_HID_2a61d] = 542,\n-\t[BNXT_ULP_CLASS_HID_25f7d] = 543,\n-\t[BNXT_ULP_CLASS_HID_251b1] = 544,\n-\t[BNXT_ULP_CLASS_HID_2c571] = 545,\n-\t[BNXT_ULP_CLASS_HID_2f4f9] = 546,\n-\t[BNXT_ULP_CLASS_HID_25641] = 547,\n-\t[BNXT_ULP_CLASS_HID_22885] = 548,\n-\t[BNXT_ULP_CLASS_HID_29c45] = 549,\n-\t[BNXT_ULP_CLASS_HID_2cfcd] = 550,\n-\t[BNXT_ULP_CLASS_HID_24fe9] = 551,\n-\t[BNXT_ULP_CLASS_HID_27961] = 552,\n-\t[BNXT_ULP_CLASS_HID_2ed21] = 553,\n-\t[BNXT_ULP_CLASS_HID_2dca9] = 554,\n-\t[BNXT_ULP_CLASS_HID_25ab1] = 555,\n-\t[BNXT_ULP_CLASS_HID_21cf5] = 556,\n-\t[BNXT_ULP_CLASS_HID_280b5] = 557,\n-\t[BNXT_ULP_CLASS_HID_2b235] = 558,\n-\t[BNXT_ULP_CLASS_HID_26b15] = 559,\n-\t[BNXT_ULP_CLASS_HID_26d51] = 560,\n-\t[BNXT_ULP_CLASS_HID_2d111] = 561,\n-\t[BNXT_ULP_CLASS_HID_2c091] = 562,\n-\t[BNXT_ULP_CLASS_HID_26261] = 563,\n-\t[BNXT_ULP_CLASS_HID_224a5] = 564,\n-\t[BNXT_ULP_CLASS_HID_2a865] = 565,\n-\t[BNXT_ULP_CLASS_HID_2dbe5] = 566,\n-\t[BNXT_ULP_CLASS_HID_25b81] = 567,\n-\t[BNXT_ULP_CLASS_HID_27501] = 568,\n-\t[BNXT_ULP_CLASS_HID_2fec1] = 569,\n-\t[BNXT_ULP_CLASS_HID_2e841] = 570,\n-\t[BNXT_ULP_CLASS_HID_24085] = 571,\n-\t[BNXT_ULP_CLASS_HID_21ac5] = 572,\n-\t[BNXT_ULP_CLASS_HID_28e85] = 573,\n-\t[BNXT_ULP_CLASS_HID_2b80d] = 574,\n-\t[BNXT_ULP_CLASS_HID_2516d] = 575,\n-\t[BNXT_ULP_CLASS_HID_26ba5] = 576,\n-\t[BNXT_ULP_CLASS_HID_2df65] = 577,\n-\t[BNXT_ULP_CLASS_HID_2ceed] = 578,\n-\t[BNXT_ULP_CLASS_HID_26845] = 579,\n-\t[BNXT_ULP_CLASS_HID_22285] = 580,\n-\t[BNXT_ULP_CLASS_HID_29645] = 581,\n-\t[BNXT_ULP_CLASS_HID_2c1cd] = 582,\n-\t[BNXT_ULP_CLASS_HID_2418d] = 583,\n-\t[BNXT_ULP_CLASS_HID_27365] = 584,\n-\t[BNXT_ULP_CLASS_HID_2e725] = 585,\n-\t[BNXT_ULP_CLASS_HID_2d6ad] = 586,\n-\t[BNXT_ULP_CLASS_HID_25ca5] = 587,\n-\t[BNXT_ULP_CLASS_HID_216e5] = 588,\n-\t[BNXT_ULP_CLASS_HID_29aa5] = 589,\n-\t[BNXT_ULP_CLASS_HID_2b425] = 590,\n-\t[BNXT_ULP_CLASS_HID_26d05] = 591,\n-\t[BNXT_ULP_CLASS_HID_26745] = 592,\n-\t[BNXT_ULP_CLASS_HID_2eb05] = 593,\n-\t[BNXT_ULP_CLASS_HID_2da85] = 594,\n-\t[BNXT_ULP_CLASS_HID_20cc5] = 595,\n-\t[BNXT_ULP_CLASS_HID_23ea5] = 596,\n-\t[BNXT_ULP_CLASS_HID_2a265] = 597,\n-\t[BNXT_ULP_CLASS_HID_2dde5] = 598,\n-\t[BNXT_ULP_CLASS_HID_25da5] = 599,\n-\t[BNXT_ULP_CLASS_HID_24f05] = 600,\n-\t[BNXT_ULP_CLASS_HID_2f0c5] = 601,\n-\t[BNXT_ULP_CLASS_HID_2e245] = 602,\n-\t[BNXT_ULP_CLASS_HID_24d8b] = 603,\n-\t[BNXT_ULP_CLASS_HID_207cf] = 604,\n-\t[BNXT_ULP_CLASS_HID_28b8f] = 605,\n-\t[BNXT_ULP_CLASS_HID_2a517] = 606,\n-\t[BNXT_ULP_CLASS_HID_25277] = 607,\n-\t[BNXT_ULP_CLASS_HID_254ab] = 608,\n-\t[BNXT_ULP_CLASS_HID_2d86b] = 609,\n-\t[BNXT_ULP_CLASS_HID_2cbf3] = 610,\n-\t[BNXT_ULP_CLASS_HID_2554b] = 611,\n-\t[BNXT_ULP_CLASS_HID_22f8f] = 612,\n-\t[BNXT_ULP_CLASS_HID_2934f] = 613,\n-\t[BNXT_ULP_CLASS_HID_2c2c7] = 614,\n-\t[BNXT_ULP_CLASS_HID_242e3] = 615,\n-\t[BNXT_ULP_CLASS_HID_27c6b] = 616,\n-\t[BNXT_ULP_CLASS_HID_2e02b] = 617,\n-\t[BNXT_ULP_CLASS_HID_2d3a3] = 618,\n-\t[BNXT_ULP_CLASS_HID_259a3] = 619,\n-\t[BNXT_ULP_CLASS_HID_213e7] = 620,\n-\t[BNXT_ULP_CLASS_HID_287a7] = 621,\n-\t[BNXT_ULP_CLASS_HID_2b137] = 622,\n-\t[BNXT_ULP_CLASS_HID_26e17] = 623,\n-\t[BNXT_ULP_CLASS_HID_26043] = 624,\n-\t[BNXT_ULP_CLASS_HID_2d403] = 625,\n-\t[BNXT_ULP_CLASS_HID_2c793] = 626,\n-\t[BNXT_ULP_CLASS_HID_20827] = 627,\n-\t[BNXT_ULP_CLASS_HID_23ba7] = 628,\n-\t[BNXT_ULP_CLASS_HID_2af67] = 629,\n-\t[BNXT_ULP_CLASS_HID_2dee7] = 630,\n-\t[BNXT_ULP_CLASS_HID_25e83] = 631,\n-\t[BNXT_ULP_CLASS_HID_24803] = 632,\n-\t[BNXT_ULP_CLASS_HID_2fdc3] = 633,\n-\t[BNXT_ULP_CLASS_HID_2ef43] = 634,\n-\t[BNXT_ULP_CLASS_HID_247bf] = 635,\n-\t[BNXT_ULP_CLASS_HID_219ff] = 636,\n-\t[BNXT_ULP_CLASS_HID_28dbf] = 637,\n-\t[BNXT_ULP_CLASS_HID_2bf07] = 638,\n-\t[BNXT_ULP_CLASS_HID_25467] = 639,\n-\t[BNXT_ULP_CLASS_HID_26e5f] = 640,\n-\t[BNXT_ULP_CLASS_HID_2d21f] = 641,\n-\t[BNXT_ULP_CLASS_HID_2cde7] = 642,\n-\t[BNXT_ULP_CLASS_HID_26f6f] = 643,\n-\t[BNXT_ULP_CLASS_HID_221af] = 644,\n-\t[BNXT_ULP_CLASS_HID_2956f] = 645,\n-\t[BNXT_ULP_CLASS_HID_2c4c7] = 646,\n-\t[BNXT_ULP_CLASS_HID_24487] = 647,\n-\t[BNXT_ULP_CLASS_HID_2760f] = 648,\n-\t[BNXT_ULP_CLASS_HID_2fbcf] = 649,\n-\t[BNXT_ULP_CLASS_HID_2d5a7] = 650,\n-\t[BNXT_ULP_CLASS_HID_25357] = 651,\n-\t[BNXT_ULP_CLASS_HID_21597] = 652,\n-\t[BNXT_ULP_CLASS_HID_29957] = 653,\n-\t[BNXT_ULP_CLASS_HID_2cb27] = 654,\n-\t[BNXT_ULP_CLASS_HID_248f7] = 655,\n-\t[BNXT_ULP_CLASS_HID_27a77] = 656,\n-\t[BNXT_ULP_CLASS_HID_2ee37] = 657,\n-\t[BNXT_ULP_CLASS_HID_2d987] = 658,\n-\t[BNXT_ULP_CLASS_HID_203c7] = 659,\n-\t[BNXT_ULP_CLASS_HID_23d47] = 660,\n-\t[BNXT_ULP_CLASS_HID_2a107] = 661,\n-\t[BNXT_ULP_CLASS_HID_2d0e7] = 662,\n-\t[BNXT_ULP_CLASS_HID_250a7] = 663,\n-\t[BNXT_ULP_CLASS_HID_24227] = 664,\n-\t[BNXT_ULP_CLASS_HID_2f7e7] = 665,\n-\t[BNXT_ULP_CLASS_HID_2c827] = 666,\n-\t[BNXT_ULP_CLASS_HID_25422] = 667,\n-\t[BNXT_ULP_CLASS_HID_21a66] = 668,\n-\t[BNXT_ULP_CLASS_HID_2f76a] = 669,\n-\t[BNXT_ULP_CLASS_HID_2bcae] = 670,\n-\t[BNXT_ULP_CLASS_HID_245ce] = 671,\n-\t[BNXT_ULP_CLASS_HID_24b02] = 672,\n-\t[BNXT_ULP_CLASS_HID_2dfc2] = 673,\n-\t[BNXT_ULP_CLASS_HID_2ee4a] = 674,\n-\t[BNXT_ULP_CLASS_HID_22cbe] = 675,\n-\t[BNXT_ULP_CLASS_HID_21232] = 676,\n-\t[BNXT_ULP_CLASS_HID_2cf26] = 677,\n-\t[BNXT_ULP_CLASS_HID_2b53a] = 678,\n-\t[BNXT_ULP_CLASS_HID_25d9a] = 679,\n-\t[BNXT_ULP_CLASS_HID_2439e] = 680,\n-\t[BNXT_ULP_CLASS_HID_2d79e] = 681,\n-\t[BNXT_ULP_CLASS_HID_2e606] = 682,\n-\t[BNXT_ULP_CLASS_HID_21c5e] = 683,\n-\t[BNXT_ULP_CLASS_HID_22ac6] = 684,\n-\t[BNXT_ULP_CLASS_HID_2be86] = 685,\n-\t[BNXT_ULP_CLASS_HID_2cd0e] = 686,\n-\t[BNXT_ULP_CLASS_HID_24d1a] = 687,\n-\t[BNXT_ULP_CLASS_HID_25b82] = 688,\n-\t[BNXT_ULP_CLASS_HID_2d042] = 689,\n-\t[BNXT_ULP_CLASS_HID_2d586] = 690,\n-\t[BNXT_ULP_CLASS_HID_2140a] = 691,\n-\t[BNXT_ULP_CLASS_HID_22292] = 692,\n-\t[BNXT_ULP_CLASS_HID_2b712] = 693,\n-\t[BNXT_ULP_CLASS_HID_2c59a] = 694,\n-\t[BNXT_ULP_CLASS_HID_24596] = 695,\n-\t[BNXT_ULP_CLASS_HID_2541e] = 696,\n-\t[BNXT_ULP_CLASS_HID_2e81e] = 697,\n-\t[BNXT_ULP_CLASS_HID_2f686] = 698,\n-\t[BNXT_ULP_CLASS_HID_24cf2] = 699,\n-\t[BNXT_ULP_CLASS_HID_23236] = 700,\n-\t[BNXT_ULP_CLASS_HID_286f6] = 701,\n-\t[BNXT_ULP_CLASS_HID_2d57e] = 702,\n-\t[BNXT_ULP_CLASS_HID_2555a] = 703,\n-\t[BNXT_ULP_CLASS_HID_263d2] = 704,\n-\t[BNXT_ULP_CLASS_HID_2f792] = 705,\n-\t[BNXT_ULP_CLASS_HID_2c61a] = 706,\n-\t[BNXT_ULP_CLASS_HID_244be] = 707,\n-\t[BNXT_ULP_CLASS_HID_20ab2] = 708,\n-\t[BNXT_ULP_CLASS_HID_29eb2] = 709,\n-\t[BNXT_ULP_CLASS_HID_2ad3a] = 710,\n-\t[BNXT_ULP_CLASS_HID_2761a] = 711,\n-\t[BNXT_ULP_CLASS_HID_27b9e] = 712,\n-\t[BNXT_ULP_CLASS_HID_2f01e] = 713,\n-\t[BNXT_ULP_CLASS_HID_2de96] = 714,\n-\t[BNXT_ULP_CLASS_HID_2341e] = 715,\n-\t[BNXT_ULP_CLASS_HID_24296] = 716,\n-\t[BNXT_ULP_CLASS_HID_2d756] = 717,\n-\t[BNXT_ULP_CLASS_HID_29c9a] = 718,\n-\t[BNXT_ULP_CLASS_HID_265da] = 719,\n-\t[BNXT_ULP_CLASS_HID_27452] = 720,\n-\t[BNXT_ULP_CLASS_HID_2c812] = 721,\n-\t[BNXT_ULP_CLASS_HID_2ce56] = 722,\n-\t[BNXT_ULP_CLASS_HID_20c9a] = 723,\n-\t[BNXT_ULP_CLASS_HID_25b12] = 724,\n-\t[BNXT_ULP_CLASS_HID_2af12] = 725,\n-\t[BNXT_ULP_CLASS_HID_29516] = 726,\n-\t[BNXT_ULP_CLASS_HID_27d96] = 727,\n-\t[BNXT_ULP_CLASS_HID_24c1e] = 728,\n-\t[BNXT_ULP_CLASS_HID_2c09e] = 729,\n-\t[BNXT_ULP_CLASS_HID_2c612] = 730,\n-\t[BNXT_ULP_CLASS_HID_24002] = 731,\n-\t[BNXT_ULP_CLASS_HID_20646] = 732,\n-\t[BNXT_ULP_CLASS_HID_29a06] = 733,\n-\t[BNXT_ULP_CLASS_HID_2a886] = 734,\n-\t[BNXT_ULP_CLASS_HID_271a6] = 735,\n-\t[BNXT_ULP_CLASS_HID_277e2] = 736,\n-\t[BNXT_ULP_CLASS_HID_2cba2] = 737,\n-\t[BNXT_ULP_CLASS_HID_2da22] = 738,\n-\t[BNXT_ULP_CLASS_HID_25896] = 739,\n-\t[BNXT_ULP_CLASS_HID_21e12] = 740,\n-\t[BNXT_ULP_CLASS_HID_29292] = 741,\n-\t[BNXT_ULP_CLASS_HID_2a112] = 742,\n-\t[BNXT_ULP_CLASS_HID_24a32] = 743,\n-\t[BNXT_ULP_CLASS_HID_24fb6] = 744,\n-\t[BNXT_ULP_CLASS_HID_2c436] = 745,\n-\t[BNXT_ULP_CLASS_HID_2d2a6] = 746,\n-\t[BNXT_ULP_CLASS_HID_20856] = 747,\n-\t[BNXT_ULP_CLASS_HID_256c6] = 748,\n-\t[BNXT_ULP_CLASS_HID_2aa86] = 749,\n-\t[BNXT_ULP_CLASS_HID_290d2] = 750,\n-\t[BNXT_ULP_CLASS_HID_279d2] = 751,\n-\t[BNXT_ULP_CLASS_HID_24842] = 752,\n-\t[BNXT_ULP_CLASS_HID_2dc02] = 753,\n-\t[BNXT_ULP_CLASS_HID_2c246] = 754,\n-\t[BNXT_ULP_CLASS_HID_20082] = 755,\n-\t[BNXT_ULP_CLASS_HID_22e92] = 756,\n-\t[BNXT_ULP_CLASS_HID_2a312] = 757,\n-\t[BNXT_ULP_CLASS_HID_2f192] = 758,\n-\t[BNXT_ULP_CLASS_HID_27196] = 759,\n-\t[BNXT_ULP_CLASS_HID_24016] = 760,\n-\t[BNXT_ULP_CLASS_HID_2d496] = 761,\n-\t[BNXT_ULP_CLASS_HID_2da12] = 762,\n-\t[BNXT_ULP_CLASS_HID_278d2] = 763,\n-\t[BNXT_ULP_CLASS_HID_23e16] = 764,\n-\t[BNXT_ULP_CLASS_HID_2b2d6] = 765,\n-\t[BNXT_ULP_CLASS_HID_2c156] = 766,\n-\t[BNXT_ULP_CLASS_HID_24132] = 767,\n-\t[BNXT_ULP_CLASS_HID_26fb2] = 768,\n-\t[BNXT_ULP_CLASS_HID_2e472] = 769,\n-\t[BNXT_ULP_CLASS_HID_2f2f2] = 770,\n-\t[BNXT_ULP_CLASS_HID_27096] = 771,\n-\t[BNXT_ULP_CLASS_HID_23692] = 772,\n-\t[BNXT_ULP_CLASS_HID_28a92] = 773,\n-\t[BNXT_ULP_CLASS_HID_2d912] = 774,\n-\t[BNXT_ULP_CLASS_HID_259b6] = 775,\n-\t[BNXT_ULP_CLASS_HID_26836] = 776,\n-\t[BNXT_ULP_CLASS_HID_2fc36] = 777,\n-\t[BNXT_ULP_CLASS_HID_2cab6] = 778,\n-\t[BNXT_ULP_CLASS_HID_22016] = 779,\n-\t[BNXT_ULP_CLASS_HID_24e96] = 780,\n-\t[BNXT_ULP_CLASS_HID_2c356] = 781,\n-\t[BNXT_ULP_CLASS_HID_28892] = 782,\n-\t[BNXT_ULP_CLASS_HID_25192] = 783,\n-\t[BNXT_ULP_CLASS_HID_257d6] = 784,\n-\t[BNXT_ULP_CLASS_HID_2f4d2] = 785,\n-\t[BNXT_ULP_CLASS_HID_2fa16] = 786,\n-\t[BNXT_ULP_CLASS_HID_23892] = 787,\n-\t[BNXT_ULP_CLASS_HID_24712] = 788,\n-\t[BNXT_ULP_CLASS_HID_2db12] = 789,\n-\t[BNXT_ULP_CLASS_HID_28116] = 790,\n-\t[BNXT_ULP_CLASS_HID_26a16] = 791,\n-\t[BNXT_ULP_CLASS_HID_27896] = 792,\n-\t[BNXT_ULP_CLASS_HID_2cc96] = 793,\n-\t[BNXT_ULP_CLASS_HID_2f292] = 794,\n-\t[BNXT_ULP_CLASS_HID_24b05] = 795,\n-\t[BNXT_ULP_CLASS_HID_20541] = 796,\n-\t[BNXT_ULP_CLASS_HID_2e84d] = 797,\n-\t[BNXT_ULP_CLASS_HID_2a389] = 798,\n-\t[BNXT_ULP_CLASS_HID_25ae9] = 799,\n-\t[BNXT_ULP_CLASS_HID_25425] = 800,\n-\t[BNXT_ULP_CLASS_HID_2c0e5] = 801,\n-\t[BNXT_ULP_CLASS_HID_2f16d] = 802,\n-\t[BNXT_ULP_CLASS_HID_253d5] = 803,\n-\t[BNXT_ULP_CLASS_HID_22d11] = 804,\n-\t[BNXT_ULP_CLASS_HID_299d1] = 805,\n-\t[BNXT_ULP_CLASS_HID_2ca59] = 806,\n-\t[BNXT_ULP_CLASS_HID_24a7d] = 807,\n-\t[BNXT_ULP_CLASS_HID_27cf5] = 808,\n-\t[BNXT_ULP_CLASS_HID_2e8b5] = 809,\n-\t[BNXT_ULP_CLASS_HID_2d93d] = 810,\n-\t[BNXT_ULP_CLASS_HID_25f25] = 811,\n-\t[BNXT_ULP_CLASS_HID_21961] = 812,\n-\t[BNXT_ULP_CLASS_HID_28521] = 813,\n-\t[BNXT_ULP_CLASS_HID_2b7a1] = 814,\n-\t[BNXT_ULP_CLASS_HID_26e81] = 815,\n-\t[BNXT_ULP_CLASS_HID_268c5] = 816,\n-\t[BNXT_ULP_CLASS_HID_2d485] = 817,\n-\t[BNXT_ULP_CLASS_HID_2c505] = 818,\n-\t[BNXT_ULP_CLASS_HID_267f5] = 819,\n-\t[BNXT_ULP_CLASS_HID_22131] = 820,\n-\t[BNXT_ULP_CLASS_HID_2adf1] = 821,\n-\t[BNXT_ULP_CLASS_HID_2de71] = 822,\n-\t[BNXT_ULP_CLASS_HID_25e15] = 823,\n-\t[BNXT_ULP_CLASS_HID_27095] = 824,\n-\t[BNXT_ULP_CLASS_HID_2fb55] = 825,\n-\t[BNXT_ULP_CLASS_HID_2edd5] = 826,\n-\t[BNXT_ULP_CLASS_HID_24511] = 827,\n-\t[BNXT_ULP_CLASS_HID_21f51] = 828,\n-\t[BNXT_ULP_CLASS_HID_28b11] = 829,\n-\t[BNXT_ULP_CLASS_HID_2bd99] = 830,\n-\t[BNXT_ULP_CLASS_HID_254f9] = 831,\n-\t[BNXT_ULP_CLASS_HID_26e31] = 832,\n-\t[BNXT_ULP_CLASS_HID_2daf1] = 833,\n-\t[BNXT_ULP_CLASS_HID_2cb79] = 834,\n-\t[BNXT_ULP_CLASS_HID_26dd1] = 835,\n-\t[BNXT_ULP_CLASS_HID_22711] = 836,\n-\t[BNXT_ULP_CLASS_HID_293d1] = 837,\n-\t[BNXT_ULP_CLASS_HID_2c459] = 838,\n-\t[BNXT_ULP_CLASS_HID_24419] = 839,\n-\t[BNXT_ULP_CLASS_HID_276f1] = 840,\n-\t[BNXT_ULP_CLASS_HID_2e2b1] = 841,\n-\t[BNXT_ULP_CLASS_HID_2d339] = 842,\n-\t[BNXT_ULP_CLASS_HID_25931] = 843,\n-\t[BNXT_ULP_CLASS_HID_21371] = 844,\n-\t[BNXT_ULP_CLASS_HID_29f31] = 845,\n-\t[BNXT_ULP_CLASS_HID_2b1b1] = 846,\n-\t[BNXT_ULP_CLASS_HID_26891] = 847,\n-\t[BNXT_ULP_CLASS_HID_262d1] = 848,\n-\t[BNXT_ULP_CLASS_HID_2ee91] = 849,\n-\t[BNXT_ULP_CLASS_HID_2df11] = 850,\n-\t[BNXT_ULP_CLASS_HID_20951] = 851,\n-\t[BNXT_ULP_CLASS_HID_23b31] = 852,\n-\t[BNXT_ULP_CLASS_HID_2a7f1] = 853,\n-\t[BNXT_ULP_CLASS_HID_2d871] = 854,\n-\t[BNXT_ULP_CLASS_HID_25831] = 855,\n-\t[BNXT_ULP_CLASS_HID_24a91] = 856,\n-\t[BNXT_ULP_CLASS_HID_2f551] = 857,\n-\t[BNXT_ULP_CLASS_HID_2e7d1] = 858,\n-\t[BNXT_ULP_CLASS_HID_2481f] = 859,\n-\t[BNXT_ULP_CLASS_HID_2025b] = 860,\n-\t[BNXT_ULP_CLASS_HID_28e1b] = 861,\n-\t[BNXT_ULP_CLASS_HID_2a083] = 862,\n-\t[BNXT_ULP_CLASS_HID_257e3] = 863,\n-\t[BNXT_ULP_CLASS_HID_2513f] = 864,\n-\t[BNXT_ULP_CLASS_HID_2ddff] = 865,\n-\t[BNXT_ULP_CLASS_HID_2ce67] = 866,\n-\t[BNXT_ULP_CLASS_HID_250df] = 867,\n-\t[BNXT_ULP_CLASS_HID_22a1b] = 868,\n-\t[BNXT_ULP_CLASS_HID_296db] = 869,\n-\t[BNXT_ULP_CLASS_HID_2c753] = 870,\n-\t[BNXT_ULP_CLASS_HID_24777] = 871,\n-\t[BNXT_ULP_CLASS_HID_279ff] = 872,\n-\t[BNXT_ULP_CLASS_HID_2e5bf] = 873,\n-\t[BNXT_ULP_CLASS_HID_2d637] = 874,\n-\t[BNXT_ULP_CLASS_HID_25c37] = 875,\n-\t[BNXT_ULP_CLASS_HID_21673] = 876,\n-\t[BNXT_ULP_CLASS_HID_28233] = 877,\n-\t[BNXT_ULP_CLASS_HID_2b4a3] = 878,\n-\t[BNXT_ULP_CLASS_HID_26b83] = 879,\n-\t[BNXT_ULP_CLASS_HID_265d7] = 880,\n-\t[BNXT_ULP_CLASS_HID_2d197] = 881,\n-\t[BNXT_ULP_CLASS_HID_2c207] = 882,\n-\t[BNXT_ULP_CLASS_HID_20db3] = 883,\n-\t[BNXT_ULP_CLASS_HID_23e33] = 884,\n-\t[BNXT_ULP_CLASS_HID_2aaf3] = 885,\n-\t[BNXT_ULP_CLASS_HID_2db73] = 886,\n-\t[BNXT_ULP_CLASS_HID_25b17] = 887,\n-\t[BNXT_ULP_CLASS_HID_24d97] = 888,\n-\t[BNXT_ULP_CLASS_HID_2f857] = 889,\n-\t[BNXT_ULP_CLASS_HID_2ead7] = 890,\n-\t[BNXT_ULP_CLASS_HID_2422b] = 891,\n-\t[BNXT_ULP_CLASS_HID_21c6b] = 892,\n-\t[BNXT_ULP_CLASS_HID_2882b] = 893,\n-\t[BNXT_ULP_CLASS_HID_2ba93] = 894,\n-\t[BNXT_ULP_CLASS_HID_251f3] = 895,\n-\t[BNXT_ULP_CLASS_HID_26bcb] = 896,\n-\t[BNXT_ULP_CLASS_HID_2d78b] = 897,\n-\t[BNXT_ULP_CLASS_HID_2c873] = 898,\n-\t[BNXT_ULP_CLASS_HID_26afb] = 899,\n-\t[BNXT_ULP_CLASS_HID_2243b] = 900,\n-\t[BNXT_ULP_CLASS_HID_290fb] = 901,\n-\t[BNXT_ULP_CLASS_HID_2c153] = 902,\n-\t[BNXT_ULP_CLASS_HID_24113] = 903,\n-\t[BNXT_ULP_CLASS_HID_2739b] = 904,\n-\t[BNXT_ULP_CLASS_HID_2fe5b] = 905,\n-\t[BNXT_ULP_CLASS_HID_2d033] = 906,\n-\t[BNXT_ULP_CLASS_HID_256c3] = 907,\n-\t[BNXT_ULP_CLASS_HID_21003] = 908,\n-\t[BNXT_ULP_CLASS_HID_29cc3] = 909,\n-\t[BNXT_ULP_CLASS_HID_2ceb3] = 910,\n-\t[BNXT_ULP_CLASS_HID_24d63] = 911,\n-\t[BNXT_ULP_CLASS_HID_27fe3] = 912,\n-\t[BNXT_ULP_CLASS_HID_2eba3] = 913,\n-\t[BNXT_ULP_CLASS_HID_2dc13] = 914,\n-\t[BNXT_ULP_CLASS_HID_20653] = 915,\n-\t[BNXT_ULP_CLASS_HID_238d3] = 916,\n-\t[BNXT_ULP_CLASS_HID_2a493] = 917,\n-\t[BNXT_ULP_CLASS_HID_2d573] = 918,\n-\t[BNXT_ULP_CLASS_HID_25533] = 919,\n-\t[BNXT_ULP_CLASS_HID_247b3] = 920,\n-\t[BNXT_ULP_CLASS_HID_2f273] = 921,\n-\t[BNXT_ULP_CLASS_HID_2cdb3] = 922,\n-\t[BNXT_ULP_CLASS_HID_25c7d] = 923,\n-\t[BNXT_ULP_CLASS_HID_21239] = 924,\n-\t[BNXT_ULP_CLASS_HID_2ff35] = 925,\n-\t[BNXT_ULP_CLASS_HID_2b4f1] = 926,\n-\t[BNXT_ULP_CLASS_HID_24d91] = 927,\n-\t[BNXT_ULP_CLASS_HID_2435d] = 928,\n-\t[BNXT_ULP_CLASS_HID_2d79d] = 929,\n-\t[BNXT_ULP_CLASS_HID_2e615] = 930,\n-\t[BNXT_ULP_CLASS_HID_244ad] = 931,\n-\t[BNXT_ULP_CLASS_HID_23a69] = 932,\n-\t[BNXT_ULP_CLASS_HID_28ea9] = 933,\n-\t[BNXT_ULP_CLASS_HID_2dd21] = 934,\n-\t[BNXT_ULP_CLASS_HID_25d05] = 935,\n-\t[BNXT_ULP_CLASS_HID_26b8d] = 936,\n-\t[BNXT_ULP_CLASS_HID_2ffcd] = 937,\n-\t[BNXT_ULP_CLASS_HID_2ce45] = 938,\n-\t[BNXT_ULP_CLASS_HID_2485d] = 939,\n-\t[BNXT_ULP_CLASS_HID_20e19] = 940,\n-\t[BNXT_ULP_CLASS_HID_29259] = 941,\n-\t[BNXT_ULP_CLASS_HID_2a0d9] = 942,\n-\t[BNXT_ULP_CLASS_HID_279f9] = 943,\n-\t[BNXT_ULP_CLASS_HID_27fbd] = 944,\n-\t[BNXT_ULP_CLASS_HID_2c3fd] = 945,\n-\t[BNXT_ULP_CLASS_HID_2d27d] = 946,\n-\t[BNXT_ULP_CLASS_HID_2708d] = 947,\n-\t[BNXT_ULP_CLASS_HID_23649] = 948,\n-\t[BNXT_ULP_CLASS_HID_2ba89] = 949,\n-\t[BNXT_ULP_CLASS_HID_2c909] = 950,\n-\t[BNXT_ULP_CLASS_HID_2496d] = 951,\n-\t[BNXT_ULP_CLASS_HID_267ed] = 952,\n-\t[BNXT_ULP_CLASS_HID_2ec2d] = 953,\n-\t[BNXT_ULP_CLASS_HID_2faad] = 954,\n-\t[BNXT_ULP_CLASS_HID_34c6] = 955,\n-\t[BNXT_ULP_CLASS_HID_0c22] = 956,\n-\t[BNXT_ULP_CLASS_HID_1cbe] = 957,\n-\t[BNXT_ULP_CLASS_HID_179a] = 958,\n-\t[BNXT_ULP_CLASS_HID_59be] = 959,\n-\t[BNXT_ULP_CLASS_HID_515a] = 960,\n-\t[BNXT_ULP_CLASS_HID_1c72] = 961,\n-\t[BNXT_ULP_CLASS_HID_171e] = 962,\n-\t[BNXT_ULP_CLASS_HID_19c8] = 963,\n-\t[BNXT_ULP_CLASS_HID_112c] = 964,\n-\t[BNXT_ULP_CLASS_HID_4d68] = 965,\n-\t[BNXT_ULP_CLASS_HID_444c] = 966,\n-\t[BNXT_ULP_CLASS_HID_0e8c] = 967,\n-\t[BNXT_ULP_CLASS_HID_09e0] = 968,\n-\t[BNXT_ULP_CLASS_HID_1af0] = 969,\n-\t[BNXT_ULP_CLASS_HID_15d4] = 970,\n-\t[BNXT_ULP_CLASS_HID_1dd0] = 971,\n-\t[BNXT_ULP_CLASS_HID_14f4] = 972,\n-\t[BNXT_ULP_CLASS_HID_70b0] = 973,\n-\t[BNXT_ULP_CLASS_HID_4854] = 974,\n-\t[BNXT_ULP_CLASS_HID_3dd4] = 975,\n-\t[BNXT_ULP_CLASS_HID_34f8] = 976,\n-\t[BNXT_ULP_CLASS_HID_09e8] = 977,\n-\t[BNXT_ULP_CLASS_HID_008c] = 978,\n-\t[BNXT_ULP_CLASS_HID_34e6] = 979,\n-\t[BNXT_ULP_CLASS_HID_0c02] = 980,\n-\t[BNXT_ULP_CLASS_HID_1c9e] = 981,\n-\t[BNXT_ULP_CLASS_HID_17ba] = 982,\n-\t[BNXT_ULP_CLASS_HID_429e] = 983,\n-\t[BNXT_ULP_CLASS_HID_5dba] = 984,\n-\t[BNXT_ULP_CLASS_HID_2a16] = 985,\n-\t[BNXT_ULP_CLASS_HID_2532] = 986,\n-\t[BNXT_ULP_CLASS_HID_2da2] = 987,\n-\t[BNXT_ULP_CLASS_HID_24fe] = 988,\n-\t[BNXT_ULP_CLASS_HID_355a] = 989,\n-\t[BNXT_ULP_CLASS_HID_0c76] = 990,\n-\t[BNXT_ULP_CLASS_HID_13e6] = 991,\n-\t[BNXT_ULP_CLASS_HID_7276] = 992,\n-\t[BNXT_ULP_CLASS_HID_42d2] = 993,\n-\t[BNXT_ULP_CLASS_HID_5dee] = 994,\n-\t[BNXT_ULP_CLASS_HID_59de] = 995,\n-\t[BNXT_ULP_CLASS_HID_513a] = 996,\n-\t[BNXT_ULP_CLASS_HID_1c12] = 997,\n-\t[BNXT_ULP_CLASS_HID_177e] = 998,\n-\t[BNXT_ULP_CLASS_HID_0e92] = 999,\n-\t[BNXT_ULP_CLASS_HID_09fe] = 1000,\n-\t[BNXT_ULP_CLASS_HID_5c1a] = 1001,\n-\t[BNXT_ULP_CLASS_HID_5746] = 1002,\n-\t[BNXT_ULP_CLASS_HID_79da] = 1003,\n-\t[BNXT_ULP_CLASS_HID_7106] = 1004,\n-\t[BNXT_ULP_CLASS_HID_3c1e] = 1005,\n-\t[BNXT_ULP_CLASS_HID_377a] = 1006,\n-\t[BNXT_ULP_CLASS_HID_2e9e] = 1007,\n-\t[BNXT_ULP_CLASS_HID_29fa] = 1008,\n-\t[BNXT_ULP_CLASS_HID_14d2] = 1009,\n-\t[BNXT_ULP_CLASS_HID_7742] = 1010,\n-\t[BNXT_ULP_CLASS_HID_3706] = 1011,\n-\t[BNXT_ULP_CLASS_HID_0fe2] = 1012,\n-\t[BNXT_ULP_CLASS_HID_1f7e] = 1013,\n-\t[BNXT_ULP_CLASS_HID_145a] = 1014,\n-\t[BNXT_ULP_CLASS_HID_417e] = 1015,\n-\t[BNXT_ULP_CLASS_HID_5e5a] = 1016,\n-\t[BNXT_ULP_CLASS_HID_29f6] = 1017,\n-\t[BNXT_ULP_CLASS_HID_26d2] = 1018,\n-\t[BNXT_ULP_CLASS_HID_2e42] = 1019,\n-\t[BNXT_ULP_CLASS_HID_271e] = 1020,\n-\t[BNXT_ULP_CLASS_HID_36ba] = 1021,\n-\t[BNXT_ULP_CLASS_HID_0f96] = 1022,\n-\t[BNXT_ULP_CLASS_HID_1006] = 1023,\n-\t[BNXT_ULP_CLASS_HID_7196] = 1024,\n-\t[BNXT_ULP_CLASS_HID_4132] = 1025,\n-\t[BNXT_ULP_CLASS_HID_5e0e] = 1026,\n-\t[BNXT_ULP_CLASS_HID_59fe] = 1027,\n-\t[BNXT_ULP_CLASS_HID_511a] = 1028,\n-\t[BNXT_ULP_CLASS_HID_1c32] = 1029,\n-\t[BNXT_ULP_CLASS_HID_175e] = 1030,\n-\t[BNXT_ULP_CLASS_HID_0eb2] = 1031,\n-\t[BNXT_ULP_CLASS_HID_09de] = 1032,\n-\t[BNXT_ULP_CLASS_HID_5c3a] = 1033,\n-\t[BNXT_ULP_CLASS_HID_5766] = 1034,\n-\t[BNXT_ULP_CLASS_HID_79fa] = 1035,\n-\t[BNXT_ULP_CLASS_HID_7126] = 1036,\n-\t[BNXT_ULP_CLASS_HID_3c3e] = 1037,\n-\t[BNXT_ULP_CLASS_HID_375a] = 1038,\n-\t[BNXT_ULP_CLASS_HID_2ebe] = 1039,\n-\t[BNXT_ULP_CLASS_HID_29da] = 1040,\n-\t[BNXT_ULP_CLASS_HID_14f2] = 1041,\n-\t[BNXT_ULP_CLASS_HID_7762] = 1042,\n-\t[BNXT_ULP_CLASS_HID_19e8] = 1043,\n-\t[BNXT_ULP_CLASS_HID_110c] = 1044,\n-\t[BNXT_ULP_CLASS_HID_4d48] = 1045,\n-\t[BNXT_ULP_CLASS_HID_446c] = 1046,\n-\t[BNXT_ULP_CLASS_HID_0eac] = 1047,\n-\t[BNXT_ULP_CLASS_HID_09c0] = 1048,\n-\t[BNXT_ULP_CLASS_HID_1ad0] = 1049,\n-\t[BNXT_ULP_CLASS_HID_15f4] = 1050,\n-\t[BNXT_ULP_CLASS_HID_39ec] = 1051,\n-\t[BNXT_ULP_CLASS_HID_3100] = 1052,\n-\t[BNXT_ULP_CLASS_HID_0210] = 1053,\n-\t[BNXT_ULP_CLASS_HID_1d34] = 1054,\n-\t[BNXT_ULP_CLASS_HID_2ea0] = 1055,\n-\t[BNXT_ULP_CLASS_HID_29c4] = 1056,\n-\t[BNXT_ULP_CLASS_HID_3ad4] = 1057,\n-\t[BNXT_ULP_CLASS_HID_35e8] = 1058,\n-\t[BNXT_ULP_CLASS_HID_5d80] = 1059,\n-\t[BNXT_ULP_CLASS_HID_54a4] = 1060,\n-\t[BNXT_ULP_CLASS_HID_29b4] = 1061,\n-\t[BNXT_ULP_CLASS_HID_20c8] = 1062,\n-\t[BNXT_ULP_CLASS_HID_7244] = 1063,\n-\t[BNXT_ULP_CLASS_HID_4d98] = 1064,\n-\t[BNXT_ULP_CLASS_HID_5e68] = 1065,\n-\t[BNXT_ULP_CLASS_HID_598c] = 1066,\n-\t[BNXT_ULP_CLASS_HID_1248] = 1067,\n-\t[BNXT_ULP_CLASS_HID_74d8] = 1068,\n-\t[BNXT_ULP_CLASS_HID_49a8] = 1069,\n-\t[BNXT_ULP_CLASS_HID_40cc] = 1070,\n-\t[BNXT_ULP_CLASS_HID_0b0c] = 1071,\n-\t[BNXT_ULP_CLASS_HID_0220] = 1072,\n-\t[BNXT_ULP_CLASS_HID_1730] = 1073,\n-\t[BNXT_ULP_CLASS_HID_7980] = 1074,\n-\t[BNXT_ULP_CLASS_HID_1db0] = 1075,\n-\t[BNXT_ULP_CLASS_HID_1494] = 1076,\n-\t[BNXT_ULP_CLASS_HID_70d0] = 1077,\n-\t[BNXT_ULP_CLASS_HID_4834] = 1078,\n-\t[BNXT_ULP_CLASS_HID_3db4] = 1079,\n-\t[BNXT_ULP_CLASS_HID_3498] = 1080,\n-\t[BNXT_ULP_CLASS_HID_0988] = 1081,\n-\t[BNXT_ULP_CLASS_HID_00ec] = 1082,\n-\t[BNXT_ULP_CLASS_HID_23f44] = 1083,\n-\t[BNXT_ULP_CLASS_HID_236a8] = 1084,\n-\t[BNXT_ULP_CLASS_HID_20b58] = 1085,\n-\t[BNXT_ULP_CLASS_HID_202bc] = 1086,\n-\t[BNXT_ULP_CLASS_HID_25f48] = 1087,\n-\t[BNXT_ULP_CLASS_HID_256ac] = 1088,\n-\t[BNXT_ULP_CLASS_HID_22b5c] = 1089,\n-\t[BNXT_ULP_CLASS_HID_22280] = 1090,\n-\t[BNXT_ULP_CLASS_HID_14000] = 1091,\n-\t[BNXT_ULP_CLASS_HID_15b64] = 1092,\n-\t[BNXT_ULP_CLASS_HID_12c14] = 1093,\n-\t[BNXT_ULP_CLASS_HID_12778] = 1094,\n-\t[BNXT_ULP_CLASS_HID_118f8] = 1095,\n-\t[BNXT_ULP_CLASS_HID_113dc] = 1096,\n-\t[BNXT_ULP_CLASS_HID_14c18] = 1097,\n-\t[BNXT_ULP_CLASS_HID_1477c] = 1098,\n-\t[BNXT_ULP_CLASS_HID_31a88] = 1099,\n-\t[BNXT_ULP_CLASS_HID_315ec] = 1100,\n-\t[BNXT_ULP_CLASS_HID_34e28] = 1101,\n-\t[BNXT_ULP_CLASS_HID_3490c] = 1102,\n-\t[BNXT_ULP_CLASS_HID_33a8c] = 1103,\n-\t[BNXT_ULP_CLASS_HID_335f0] = 1104,\n-\t[BNXT_ULP_CLASS_HID_306e0] = 1105,\n-\t[BNXT_ULP_CLASS_HID_301c4] = 1106,\n-\t[BNXT_ULP_CLASS_HID_1a08] = 1107,\n-\t[BNXT_ULP_CLASS_HID_12ec] = 1108,\n-\t[BNXT_ULP_CLASS_HID_4ea8] = 1109,\n-\t[BNXT_ULP_CLASS_HID_478c] = 1110,\n-\t[BNXT_ULP_CLASS_HID_0d4c] = 1111,\n-\t[BNXT_ULP_CLASS_HID_0a20] = 1112,\n-\t[BNXT_ULP_CLASS_HID_1930] = 1113,\n-\t[BNXT_ULP_CLASS_HID_1614] = 1114,\n-\t[BNXT_ULP_CLASS_HID_3a0c] = 1115,\n-\t[BNXT_ULP_CLASS_HID_32e0] = 1116,\n-\t[BNXT_ULP_CLASS_HID_01f0] = 1117,\n-\t[BNXT_ULP_CLASS_HID_1ed4] = 1118,\n-\t[BNXT_ULP_CLASS_HID_2d40] = 1119,\n-\t[BNXT_ULP_CLASS_HID_2a24] = 1120,\n-\t[BNXT_ULP_CLASS_HID_3934] = 1121,\n-\t[BNXT_ULP_CLASS_HID_3608] = 1122,\n-\t[BNXT_ULP_CLASS_HID_5e60] = 1123,\n-\t[BNXT_ULP_CLASS_HID_5744] = 1124,\n-\t[BNXT_ULP_CLASS_HID_2a54] = 1125,\n-\t[BNXT_ULP_CLASS_HID_2328] = 1126,\n-\t[BNXT_ULP_CLASS_HID_71a4] = 1127,\n-\t[BNXT_ULP_CLASS_HID_4e78] = 1128,\n-\t[BNXT_ULP_CLASS_HID_5d88] = 1129,\n-\t[BNXT_ULP_CLASS_HID_5a6c] = 1130,\n-\t[BNXT_ULP_CLASS_HID_11a8] = 1131,\n-\t[BNXT_ULP_CLASS_HID_7738] = 1132,\n-\t[BNXT_ULP_CLASS_HID_4a48] = 1133,\n-\t[BNXT_ULP_CLASS_HID_432c] = 1134,\n-\t[BNXT_ULP_CLASS_HID_08ec] = 1135,\n-\t[BNXT_ULP_CLASS_HID_01c0] = 1136,\n-\t[BNXT_ULP_CLASS_HID_14d0] = 1137,\n-\t[BNXT_ULP_CLASS_HID_7a60] = 1138,\n-\t[BNXT_ULP_CLASS_HID_1d90] = 1139,\n-\t[BNXT_ULP_CLASS_HID_14b4] = 1140,\n-\t[BNXT_ULP_CLASS_HID_70f0] = 1141,\n-\t[BNXT_ULP_CLASS_HID_4814] = 1142,\n-\t[BNXT_ULP_CLASS_HID_3d94] = 1143,\n-\t[BNXT_ULP_CLASS_HID_34b8] = 1144,\n-\t[BNXT_ULP_CLASS_HID_09a8] = 1145,\n-\t[BNXT_ULP_CLASS_HID_00cc] = 1146,\n-\t[BNXT_ULP_CLASS_HID_23f64] = 1147,\n-\t[BNXT_ULP_CLASS_HID_23688] = 1148,\n-\t[BNXT_ULP_CLASS_HID_20b78] = 1149,\n-\t[BNXT_ULP_CLASS_HID_2029c] = 1150,\n-\t[BNXT_ULP_CLASS_HID_25f68] = 1151,\n-\t[BNXT_ULP_CLASS_HID_2568c] = 1152,\n-\t[BNXT_ULP_CLASS_HID_22b7c] = 1153,\n-\t[BNXT_ULP_CLASS_HID_222a0] = 1154,\n-\t[BNXT_ULP_CLASS_HID_14020] = 1155,\n-\t[BNXT_ULP_CLASS_HID_15b44] = 1156,\n-\t[BNXT_ULP_CLASS_HID_12c34] = 1157,\n-\t[BNXT_ULP_CLASS_HID_12758] = 1158,\n-\t[BNXT_ULP_CLASS_HID_118d8] = 1159,\n-\t[BNXT_ULP_CLASS_HID_113fc] = 1160,\n-\t[BNXT_ULP_CLASS_HID_14c38] = 1161,\n-\t[BNXT_ULP_CLASS_HID_1475c] = 1162,\n-\t[BNXT_ULP_CLASS_HID_31aa8] = 1163,\n-\t[BNXT_ULP_CLASS_HID_315cc] = 1164,\n-\t[BNXT_ULP_CLASS_HID_34e08] = 1165,\n-\t[BNXT_ULP_CLASS_HID_3492c] = 1166,\n-\t[BNXT_ULP_CLASS_HID_33aac] = 1167,\n-\t[BNXT_ULP_CLASS_HID_335d0] = 1168,\n-\t[BNXT_ULP_CLASS_HID_306c0] = 1169,\n-\t[BNXT_ULP_CLASS_HID_301e4] = 1170,\n-\t[BNXT_ULP_CLASS_HID_4d32] = 1171,\n-\t[BNXT_ULP_CLASS_HID_54aa] = 1172,\n-\t[BNXT_ULP_CLASS_HID_0686] = 1173,\n-\t[BNXT_ULP_CLASS_HID_540e] = 1174,\n-\t[BNXT_ULP_CLASS_HID_2e3c] = 1175,\n-\t[BNXT_ULP_CLASS_HID_3a20] = 1176,\n-\t[BNXT_ULP_CLASS_HID_46f0] = 1177,\n-\t[BNXT_ULP_CLASS_HID_52e4] = 1178,\n-\t[BNXT_ULP_CLASS_HID_55e4] = 1179,\n-\t[BNXT_ULP_CLASS_HID_21f8] = 1180,\n-\t[BNXT_ULP_CLASS_HID_75e8] = 1181,\n-\t[BNXT_ULP_CLASS_HID_41fc] = 1182,\n-\t[BNXT_ULP_CLASS_HID_4d12] = 1183,\n-\t[BNXT_ULP_CLASS_HID_548a] = 1184,\n-\t[BNXT_ULP_CLASS_HID_3356] = 1185,\n-\t[BNXT_ULP_CLASS_HID_1ace] = 1186,\n-\t[BNXT_ULP_CLASS_HID_1a9a] = 1187,\n-\t[BNXT_ULP_CLASS_HID_4d46] = 1188,\n-\t[BNXT_ULP_CLASS_HID_2812] = 1189,\n-\t[BNXT_ULP_CLASS_HID_338a] = 1190,\n-\t[BNXT_ULP_CLASS_HID_06e6] = 1191,\n-\t[BNXT_ULP_CLASS_HID_546e] = 1192,\n-\t[BNXT_ULP_CLASS_HID_46ee] = 1193,\n-\t[BNXT_ULP_CLASS_HID_0d22] = 1194,\n-\t[BNXT_ULP_CLASS_HID_26e2] = 1195,\n-\t[BNXT_ULP_CLASS_HID_746a] = 1196,\n-\t[BNXT_ULP_CLASS_HID_1fa6] = 1197,\n-\t[BNXT_ULP_CLASS_HID_2d2e] = 1198,\n-\t[BNXT_ULP_CLASS_HID_4ef2] = 1199,\n-\t[BNXT_ULP_CLASS_HID_576a] = 1200,\n-\t[BNXT_ULP_CLASS_HID_30b6] = 1201,\n-\t[BNXT_ULP_CLASS_HID_192e] = 1202,\n-\t[BNXT_ULP_CLASS_HID_197a] = 1203,\n-\t[BNXT_ULP_CLASS_HID_4ea6] = 1204,\n-\t[BNXT_ULP_CLASS_HID_2bf2] = 1205,\n-\t[BNXT_ULP_CLASS_HID_306a] = 1206,\n-\t[BNXT_ULP_CLASS_HID_06c6] = 1207,\n-\t[BNXT_ULP_CLASS_HID_544e] = 1208,\n-\t[BNXT_ULP_CLASS_HID_46ce] = 1209,\n-\t[BNXT_ULP_CLASS_HID_0d02] = 1210,\n-\t[BNXT_ULP_CLASS_HID_26c2] = 1211,\n-\t[BNXT_ULP_CLASS_HID_744a] = 1212,\n-\t[BNXT_ULP_CLASS_HID_1f86] = 1213,\n-\t[BNXT_ULP_CLASS_HID_2d0e] = 1214,\n-\t[BNXT_ULP_CLASS_HID_2e1c] = 1215,\n-\t[BNXT_ULP_CLASS_HID_3a00] = 1216,\n-\t[BNXT_ULP_CLASS_HID_46d0] = 1217,\n-\t[BNXT_ULP_CLASS_HID_52c4] = 1218,\n-\t[BNXT_ULP_CLASS_HID_4e10] = 1219,\n-\t[BNXT_ULP_CLASS_HID_5a04] = 1220,\n-\t[BNXT_ULP_CLASS_HID_1f98] = 1221,\n-\t[BNXT_ULP_CLASS_HID_72f8] = 1222,\n-\t[BNXT_ULP_CLASS_HID_0a78] = 1223,\n-\t[BNXT_ULP_CLASS_HID_166c] = 1224,\n-\t[BNXT_ULP_CLASS_HID_233c] = 1225,\n-\t[BNXT_ULP_CLASS_HID_0f20] = 1226,\n-\t[BNXT_ULP_CLASS_HID_2a7c] = 1227,\n-\t[BNXT_ULP_CLASS_HID_3660] = 1228,\n-\t[BNXT_ULP_CLASS_HID_4330] = 1229,\n-\t[BNXT_ULP_CLASS_HID_2f24] = 1230,\n-\t[BNXT_ULP_CLASS_HID_5584] = 1231,\n-\t[BNXT_ULP_CLASS_HID_2198] = 1232,\n-\t[BNXT_ULP_CLASS_HID_7588] = 1233,\n-\t[BNXT_ULP_CLASS_HID_419c] = 1234,\n-\t[BNXT_ULP_CLASS_HID_27758] = 1235,\n-\t[BNXT_ULP_CLASS_HID_243ac] = 1236,\n-\t[BNXT_ULP_CLASS_HID_20c10] = 1237,\n-\t[BNXT_ULP_CLASS_HID_21864] = 1238,\n-\t[BNXT_ULP_CLASS_HID_130c8] = 1239,\n-\t[BNXT_ULP_CLASS_HID_11cdc] = 1240,\n-\t[BNXT_ULP_CLASS_HID_150cc] = 1241,\n-\t[BNXT_ULP_CLASS_HID_13d20] = 1242,\n-\t[BNXT_ULP_CLASS_HID_3529c] = 1243,\n-\t[BNXT_ULP_CLASS_HID_33ef0] = 1244,\n-\t[BNXT_ULP_CLASS_HID_372e0] = 1245,\n-\t[BNXT_ULP_CLASS_HID_35ef4] = 1246,\n-\t[BNXT_ULP_CLASS_HID_2dfc] = 1247,\n-\t[BNXT_ULP_CLASS_HID_39e0] = 1248,\n-\t[BNXT_ULP_CLASS_HID_4530] = 1249,\n-\t[BNXT_ULP_CLASS_HID_5124] = 1250,\n-\t[BNXT_ULP_CLASS_HID_4df0] = 1251,\n-\t[BNXT_ULP_CLASS_HID_59e4] = 1252,\n-\t[BNXT_ULP_CLASS_HID_1c78] = 1253,\n-\t[BNXT_ULP_CLASS_HID_7118] = 1254,\n-\t[BNXT_ULP_CLASS_HID_0998] = 1255,\n-\t[BNXT_ULP_CLASS_HID_158c] = 1256,\n-\t[BNXT_ULP_CLASS_HID_20dc] = 1257,\n-\t[BNXT_ULP_CLASS_HID_0cc0] = 1258,\n-\t[BNXT_ULP_CLASS_HID_299c] = 1259,\n-\t[BNXT_ULP_CLASS_HID_3580] = 1260,\n-\t[BNXT_ULP_CLASS_HID_40d0] = 1261,\n-\t[BNXT_ULP_CLASS_HID_2cc4] = 1262,\n-\t[BNXT_ULP_CLASS_HID_55a4] = 1263,\n-\t[BNXT_ULP_CLASS_HID_21b8] = 1264,\n-\t[BNXT_ULP_CLASS_HID_75a8] = 1265,\n-\t[BNXT_ULP_CLASS_HID_41bc] = 1266,\n-\t[BNXT_ULP_CLASS_HID_27778] = 1267,\n-\t[BNXT_ULP_CLASS_HID_2438c] = 1268,\n-\t[BNXT_ULP_CLASS_HID_20c30] = 1269,\n-\t[BNXT_ULP_CLASS_HID_21844] = 1270,\n-\t[BNXT_ULP_CLASS_HID_130e8] = 1271,\n-\t[BNXT_ULP_CLASS_HID_11cfc] = 1272,\n-\t[BNXT_ULP_CLASS_HID_150ec] = 1273,\n-\t[BNXT_ULP_CLASS_HID_13d00] = 1274,\n-\t[BNXT_ULP_CLASS_HID_352bc] = 1275,\n-\t[BNXT_ULP_CLASS_HID_33ed0] = 1276,\n-\t[BNXT_ULP_CLASS_HID_372c0] = 1277,\n-\t[BNXT_ULP_CLASS_HID_35ed4] = 1278,\n-\t[BNXT_ULP_CLASS_HID_3866] = 1279,\n-\t[BNXT_ULP_CLASS_HID_381e] = 1280,\n-\t[BNXT_ULP_CLASS_HID_3860] = 1281,\n-\t[BNXT_ULP_CLASS_HID_0454] = 1282,\n-\t[BNXT_ULP_CLASS_HID_3818] = 1283,\n-\t[BNXT_ULP_CLASS_HID_042c] = 1284,\n-\t[BNXT_ULP_CLASS_HID_3846] = 1285,\n-\t[BNXT_ULP_CLASS_HID_387e] = 1286,\n-\t[BNXT_ULP_CLASS_HID_3ba6] = 1287,\n-\t[BNXT_ULP_CLASS_HID_385e] = 1288,\n-\t[BNXT_ULP_CLASS_HID_3840] = 1289,\n-\t[BNXT_ULP_CLASS_HID_0474] = 1290,\n-\t[BNXT_ULP_CLASS_HID_3878] = 1291,\n-\t[BNXT_ULP_CLASS_HID_044c] = 1292,\n-\t[BNXT_ULP_CLASS_HID_3ba0] = 1293,\n-\t[BNXT_ULP_CLASS_HID_0794] = 1294,\n-\t[BNXT_ULP_CLASS_HID_3858] = 1295,\n-\t[BNXT_ULP_CLASS_HID_046c] = 1296\n+\t[BNXT_ULP_CLASS_HID_00b8] = 1,\n+\t[BNXT_ULP_CLASS_HID_0cc2] = 2,\n+\t[BNXT_ULP_CLASS_HID_10e4] = 3,\n+\t[BNXT_ULP_CLASS_HID_1d0e] = 4,\n+\t[BNXT_ULP_CLASS_HID_0286] = 5,\n+\t[BNXT_ULP_CLASS_HID_0e98] = 6,\n+\t[BNXT_ULP_CLASS_HID_1666] = 7,\n+\t[BNXT_ULP_CLASS_HID_02de] = 8,\n+\t[BNXT_ULP_CLASS_HID_81d25] = 9,\n+\t[BNXT_ULP_CLASS_HID_809ad] = 10,\n+\t[BNXT_ULP_CLASS_HID_80ae3] = 11,\n+\t[BNXT_ULP_CLASS_HID_8170d] = 12,\n+\t[BNXT_ULP_CLASS_HID_80773] = 13,\n+\t[BNXT_ULP_CLASS_HID_8139d] = 14,\n+\t[BNXT_ULP_CLASS_HID_814d3] = 15,\n+\t[BNXT_ULP_CLASS_HID_8015b] = 16,\n+\t[BNXT_ULP_CLASS_HID_21977] = 17,\n+\t[BNXT_ULP_CLASS_HID_205ef] = 18,\n+\t[BNXT_ULP_CLASS_HID_20735] = 19,\n+\t[BNXT_ULP_CLASS_HID_2134f] = 20,\n+\t[BNXT_ULP_CLASS_HID_61beb] = 21,\n+\t[BNXT_ULP_CLASS_HID_60863] = 22,\n+\t[BNXT_ULP_CLASS_HID_609a9] = 23,\n+\t[BNXT_ULP_CLASS_HID_615c3] = 24,\n+\t[BNXT_ULP_CLASS_HID_00a8] = 25,\n+\t[BNXT_ULP_CLASS_HID_0cd2] = 26,\n+\t[BNXT_ULP_CLASS_HID_10f4] = 27,\n+\t[BNXT_ULP_CLASS_HID_1d1e] = 28,\n+\t[BNXT_ULP_CLASS_HID_1488] = 29,\n+\t[BNXT_ULP_CLASS_HID_0110] = 30,\n+\t[BNXT_ULP_CLASS_HID_0532] = 31,\n+\t[BNXT_ULP_CLASS_HID_115c] = 32,\n+\t[BNXT_ULP_CLASS_HID_0ab8] = 33,\n+\t[BNXT_ULP_CLASS_HID_16a2] = 34,\n+\t[BNXT_ULP_CLASS_HID_1ac4] = 35,\n+\t[BNXT_ULP_CLASS_HID_074c] = 36,\n+\t[BNXT_ULP_CLASS_HID_1e98] = 37,\n+\t[BNXT_ULP_CLASS_HID_0ae0] = 38,\n+\t[BNXT_ULP_CLASS_HID_0f02] = 39,\n+\t[BNXT_ULP_CLASS_HID_1b2c] = 40,\n+\t[BNXT_ULP_CLASS_HID_0296] = 41,\n+\t[BNXT_ULP_CLASS_HID_0e88] = 42,\n+\t[BNXT_ULP_CLASS_HID_1676] = 43,\n+\t[BNXT_ULP_CLASS_HID_02ce] = 44,\n+\t[BNXT_ULP_CLASS_HID_8076e] = 45,\n+\t[BNXT_ULP_CLASS_HID_81380] = 46,\n+\t[BNXT_ULP_CLASS_HID_81b4e] = 47,\n+\t[BNXT_ULP_CLASS_HID_807c6] = 48,\n+\t[BNXT_ULP_CLASS_HID_404ea] = 49,\n+\t[BNXT_ULP_CLASS_HID_4110c] = 50,\n+\t[BNXT_ULP_CLASS_HID_418ca] = 51,\n+\t[BNXT_ULP_CLASS_HID_40542] = 52,\n+\t[BNXT_ULP_CLASS_HID_c09e2] = 53,\n+\t[BNXT_ULP_CLASS_HID_c1604] = 54,\n+\t[BNXT_ULP_CLASS_HID_c1dc2] = 55,\n+\t[BNXT_ULP_CLASS_HID_c0a5a] = 56,\n+\t[BNXT_ULP_CLASS_HID_0098] = 57,\n+\t[BNXT_ULP_CLASS_HID_0ce2] = 58,\n+\t[BNXT_ULP_CLASS_HID_10c4] = 59,\n+\t[BNXT_ULP_CLASS_HID_1d2e] = 60,\n+\t[BNXT_ULP_CLASS_HID_14b8] = 61,\n+\t[BNXT_ULP_CLASS_HID_0120] = 62,\n+\t[BNXT_ULP_CLASS_HID_0502] = 63,\n+\t[BNXT_ULP_CLASS_HID_116c] = 64,\n+\t[BNXT_ULP_CLASS_HID_0a88] = 65,\n+\t[BNXT_ULP_CLASS_HID_1692] = 66,\n+\t[BNXT_ULP_CLASS_HID_1af4] = 67,\n+\t[BNXT_ULP_CLASS_HID_077c] = 68,\n+\t[BNXT_ULP_CLASS_HID_1ea8] = 69,\n+\t[BNXT_ULP_CLASS_HID_0ad0] = 70,\n+\t[BNXT_ULP_CLASS_HID_0f32] = 71,\n+\t[BNXT_ULP_CLASS_HID_1b1c] = 72,\n+\t[BNXT_ULP_CLASS_HID_02a6] = 73,\n+\t[BNXT_ULP_CLASS_HID_0eb8] = 74,\n+\t[BNXT_ULP_CLASS_HID_1646] = 75,\n+\t[BNXT_ULP_CLASS_HID_02fe] = 76,\n+\t[BNXT_ULP_CLASS_HID_8075e] = 77,\n+\t[BNXT_ULP_CLASS_HID_813b0] = 78,\n+\t[BNXT_ULP_CLASS_HID_81b7e] = 79,\n+\t[BNXT_ULP_CLASS_HID_807f6] = 80,\n+\t[BNXT_ULP_CLASS_HID_404da] = 81,\n+\t[BNXT_ULP_CLASS_HID_4113c] = 82,\n+\t[BNXT_ULP_CLASS_HID_418fa] = 83,\n+\t[BNXT_ULP_CLASS_HID_40572] = 84,\n+\t[BNXT_ULP_CLASS_HID_c09d2] = 85,\n+\t[BNXT_ULP_CLASS_HID_c1634] = 86,\n+\t[BNXT_ULP_CLASS_HID_c1df2] = 87,\n+\t[BNXT_ULP_CLASS_HID_c0a6a] = 88,\n+\t[BNXT_ULP_CLASS_HID_81d35] = 89,\n+\t[BNXT_ULP_CLASS_HID_809bd] = 90,\n+\t[BNXT_ULP_CLASS_HID_80af3] = 91,\n+\t[BNXT_ULP_CLASS_HID_8171d] = 92,\n+\t[BNXT_ULP_CLASS_HID_80763] = 93,\n+\t[BNXT_ULP_CLASS_HID_8138d] = 94,\n+\t[BNXT_ULP_CLASS_HID_814c3] = 95,\n+\t[BNXT_ULP_CLASS_HID_8014b] = 96,\n+\t[BNXT_ULP_CLASS_HID_c001f] = 97,\n+\t[BNXT_ULP_CLASS_HID_c0c39] = 98,\n+\t[BNXT_ULP_CLASS_HID_c0d7f] = 99,\n+\t[BNXT_ULP_CLASS_HID_c1999] = 100,\n+\t[BNXT_ULP_CLASS_HID_c09ef] = 101,\n+\t[BNXT_ULP_CLASS_HID_c1609] = 102,\n+\t[BNXT_ULP_CLASS_HID_c174f] = 103,\n+\t[BNXT_ULP_CLASS_HID_c03d7] = 104,\n+\t[BNXT_ULP_CLASS_HID_a1e73] = 105,\n+\t[BNXT_ULP_CLASS_HID_a0afb] = 106,\n+\t[BNXT_ULP_CLASS_HID_a0c31] = 107,\n+\t[BNXT_ULP_CLASS_HID_a185b] = 108,\n+\t[BNXT_ULP_CLASS_HID_a08a1] = 109,\n+\t[BNXT_ULP_CLASS_HID_a14cb] = 110,\n+\t[BNXT_ULP_CLASS_HID_a1601] = 111,\n+\t[BNXT_ULP_CLASS_HID_a0289] = 112,\n+\t[BNXT_ULP_CLASS_HID_e015d] = 113,\n+\t[BNXT_ULP_CLASS_HID_e0d47] = 114,\n+\t[BNXT_ULP_CLASS_HID_e0ebd] = 115,\n+\t[BNXT_ULP_CLASS_HID_e1aa7] = 116,\n+\t[BNXT_ULP_CLASS_HID_e0b2d] = 117,\n+\t[BNXT_ULP_CLASS_HID_e1757] = 118,\n+\t[BNXT_ULP_CLASS_HID_e188d] = 119,\n+\t[BNXT_ULP_CLASS_HID_e0515] = 120,\n+\t[BNXT_ULP_CLASS_HID_21967] = 121,\n+\t[BNXT_ULP_CLASS_HID_205ff] = 122,\n+\t[BNXT_ULP_CLASS_HID_20725] = 123,\n+\t[BNXT_ULP_CLASS_HID_2135f] = 124,\n+\t[BNXT_ULP_CLASS_HID_61bfb] = 125,\n+\t[BNXT_ULP_CLASS_HID_60873] = 126,\n+\t[BNXT_ULP_CLASS_HID_609b9] = 127,\n+\t[BNXT_ULP_CLASS_HID_615d3] = 128,\n+\t[BNXT_ULP_CLASS_HID_30a55] = 129,\n+\t[BNXT_ULP_CLASS_HID_3164f] = 130,\n+\t[BNXT_ULP_CLASS_HID_317b5] = 131,\n+\t[BNXT_ULP_CLASS_HID_3040d] = 132,\n+\t[BNXT_ULP_CLASS_HID_70ca9] = 133,\n+\t[BNXT_ULP_CLASS_HID_718c3] = 134,\n+\t[BNXT_ULP_CLASS_HID_71a09] = 135,\n+\t[BNXT_ULP_CLASS_HID_70681] = 136,\n+\t[BNXT_ULP_CLASS_HID_2821d] = 137,\n+\t[BNXT_ULP_CLASS_HID_28e37] = 138,\n+\t[BNXT_ULP_CLASS_HID_28f7d] = 139,\n+\t[BNXT_ULP_CLASS_HID_29b97] = 140,\n+\t[BNXT_ULP_CLASS_HID_68491] = 141,\n+\t[BNXT_ULP_CLASS_HID_6908b] = 142,\n+\t[BNXT_ULP_CLASS_HID_691f1] = 143,\n+\t[BNXT_ULP_CLASS_HID_69deb] = 144,\n+\t[BNXT_ULP_CLASS_HID_3926d] = 145,\n+\t[BNXT_ULP_CLASS_HID_39e87] = 146,\n+\t[BNXT_ULP_CLASS_HID_38023] = 147,\n+\t[BNXT_ULP_CLASS_HID_38c45] = 148,\n+\t[BNXT_ULP_CLASS_HID_794e1] = 149,\n+\t[BNXT_ULP_CLASS_HID_78179] = 150,\n+\t[BNXT_ULP_CLASS_HID_782a7] = 151,\n+\t[BNXT_ULP_CLASS_HID_78ed9] = 152,\n+\t[BNXT_ULP_CLASS_HID_81d05] = 153,\n+\t[BNXT_ULP_CLASS_HID_8098d] = 154,\n+\t[BNXT_ULP_CLASS_HID_80ac3] = 155,\n+\t[BNXT_ULP_CLASS_HID_8172d] = 156,\n+\t[BNXT_ULP_CLASS_HID_80753] = 157,\n+\t[BNXT_ULP_CLASS_HID_813bd] = 158,\n+\t[BNXT_ULP_CLASS_HID_814f3] = 159,\n+\t[BNXT_ULP_CLASS_HID_8017b] = 160,\n+\t[BNXT_ULP_CLASS_HID_c002f] = 161,\n+\t[BNXT_ULP_CLASS_HID_c0c09] = 162,\n+\t[BNXT_ULP_CLASS_HID_c0d4f] = 163,\n+\t[BNXT_ULP_CLASS_HID_c19a9] = 164,\n+\t[BNXT_ULP_CLASS_HID_c09df] = 165,\n+\t[BNXT_ULP_CLASS_HID_c1639] = 166,\n+\t[BNXT_ULP_CLASS_HID_c177f] = 167,\n+\t[BNXT_ULP_CLASS_HID_c03e7] = 168,\n+\t[BNXT_ULP_CLASS_HID_a1e43] = 169,\n+\t[BNXT_ULP_CLASS_HID_a0acb] = 170,\n+\t[BNXT_ULP_CLASS_HID_a0c01] = 171,\n+\t[BNXT_ULP_CLASS_HID_a186b] = 172,\n+\t[BNXT_ULP_CLASS_HID_a0891] = 173,\n+\t[BNXT_ULP_CLASS_HID_a14fb] = 174,\n+\t[BNXT_ULP_CLASS_HID_a1631] = 175,\n+\t[BNXT_ULP_CLASS_HID_a02b9] = 176,\n+\t[BNXT_ULP_CLASS_HID_e016d] = 177,\n+\t[BNXT_ULP_CLASS_HID_e0d77] = 178,\n+\t[BNXT_ULP_CLASS_HID_e0e8d] = 179,\n+\t[BNXT_ULP_CLASS_HID_e1a97] = 180,\n+\t[BNXT_ULP_CLASS_HID_e0b1d] = 181,\n+\t[BNXT_ULP_CLASS_HID_e1767] = 182,\n+\t[BNXT_ULP_CLASS_HID_e18bd] = 183,\n+\t[BNXT_ULP_CLASS_HID_e0525] = 184,\n+\t[BNXT_ULP_CLASS_HID_21957] = 185,\n+\t[BNXT_ULP_CLASS_HID_205cf] = 186,\n+\t[BNXT_ULP_CLASS_HID_20715] = 187,\n+\t[BNXT_ULP_CLASS_HID_2136f] = 188,\n+\t[BNXT_ULP_CLASS_HID_61bcb] = 189,\n+\t[BNXT_ULP_CLASS_HID_60843] = 190,\n+\t[BNXT_ULP_CLASS_HID_60989] = 191,\n+\t[BNXT_ULP_CLASS_HID_615e3] = 192,\n+\t[BNXT_ULP_CLASS_HID_30a65] = 193,\n+\t[BNXT_ULP_CLASS_HID_3167f] = 194,\n+\t[BNXT_ULP_CLASS_HID_31785] = 195,\n+\t[BNXT_ULP_CLASS_HID_3043d] = 196,\n+\t[BNXT_ULP_CLASS_HID_70c99] = 197,\n+\t[BNXT_ULP_CLASS_HID_718f3] = 198,\n+\t[BNXT_ULP_CLASS_HID_71a39] = 199,\n+\t[BNXT_ULP_CLASS_HID_706b1] = 200,\n+\t[BNXT_ULP_CLASS_HID_2822d] = 201,\n+\t[BNXT_ULP_CLASS_HID_28e07] = 202,\n+\t[BNXT_ULP_CLASS_HID_28f4d] = 203,\n+\t[BNXT_ULP_CLASS_HID_29ba7] = 204,\n+\t[BNXT_ULP_CLASS_HID_684a1] = 205,\n+\t[BNXT_ULP_CLASS_HID_690bb] = 206,\n+\t[BNXT_ULP_CLASS_HID_691c1] = 207,\n+\t[BNXT_ULP_CLASS_HID_69ddb] = 208,\n+\t[BNXT_ULP_CLASS_HID_3925d] = 209,\n+\t[BNXT_ULP_CLASS_HID_39eb7] = 210,\n+\t[BNXT_ULP_CLASS_HID_38013] = 211,\n+\t[BNXT_ULP_CLASS_HID_38c75] = 212,\n+\t[BNXT_ULP_CLASS_HID_794d1] = 213,\n+\t[BNXT_ULP_CLASS_HID_78149] = 214,\n+\t[BNXT_ULP_CLASS_HID_78297] = 215,\n+\t[BNXT_ULP_CLASS_HID_78ee9] = 216,\n+\t[BNXT_ULP_CLASS_HID_0816] = 217,\n+\t[BNXT_ULP_CLASS_HID_1852] = 218,\n+\t[BNXT_ULP_CLASS_HID_09f4] = 219,\n+\t[BNXT_ULP_CLASS_HID_1dd4] = 220,\n+\t[BNXT_ULP_CLASS_HID_804f1] = 221,\n+\t[BNXT_ULP_CLASS_HID_81251] = 222,\n+\t[BNXT_ULP_CLASS_HID_80ee1] = 223,\n+\t[BNXT_ULP_CLASS_HID_81c41] = 224,\n+\t[BNXT_ULP_CLASS_HID_2013b] = 225,\n+\t[BNXT_ULP_CLASS_HID_20e9b] = 226,\n+\t[BNXT_ULP_CLASS_HID_603bf] = 227,\n+\t[BNXT_ULP_CLASS_HID_6111f] = 228,\n+\t[BNXT_ULP_CLASS_HID_0806] = 229,\n+\t[BNXT_ULP_CLASS_HID_1842] = 230,\n+\t[BNXT_ULP_CLASS_HID_1be6] = 231,\n+\t[BNXT_ULP_CLASS_HID_0c80] = 232,\n+\t[BNXT_ULP_CLASS_HID_1216] = 233,\n+\t[BNXT_ULP_CLASS_HID_02b0] = 234,\n+\t[BNXT_ULP_CLASS_HID_0654] = 235,\n+\t[BNXT_ULP_CLASS_HID_1690] = 236,\n+\t[BNXT_ULP_CLASS_HID_09e4] = 237,\n+\t[BNXT_ULP_CLASS_HID_1dc4] = 238,\n+\t[BNXT_ULP_CLASS_HID_80efc] = 239,\n+\t[BNXT_ULP_CLASS_HID_80332] = 240,\n+\t[BNXT_ULP_CLASS_HID_40c78] = 241,\n+\t[BNXT_ULP_CLASS_HID_400be] = 242,\n+\t[BNXT_ULP_CLASS_HID_c1170] = 243,\n+\t[BNXT_ULP_CLASS_HID_c05b6] = 244,\n+\t[BNXT_ULP_CLASS_HID_0836] = 245,\n+\t[BNXT_ULP_CLASS_HID_1872] = 246,\n+\t[BNXT_ULP_CLASS_HID_1bd6] = 247,\n+\t[BNXT_ULP_CLASS_HID_0cb0] = 248,\n+\t[BNXT_ULP_CLASS_HID_1226] = 249,\n+\t[BNXT_ULP_CLASS_HID_0280] = 250,\n+\t[BNXT_ULP_CLASS_HID_0664] = 251,\n+\t[BNXT_ULP_CLASS_HID_16a0] = 252,\n+\t[BNXT_ULP_CLASS_HID_09d4] = 253,\n+\t[BNXT_ULP_CLASS_HID_1df4] = 254,\n+\t[BNXT_ULP_CLASS_HID_80ecc] = 255,\n+\t[BNXT_ULP_CLASS_HID_80302] = 256,\n+\t[BNXT_ULP_CLASS_HID_40c48] = 257,\n+\t[BNXT_ULP_CLASS_HID_4008e] = 258,\n+\t[BNXT_ULP_CLASS_HID_c1140] = 259,\n+\t[BNXT_ULP_CLASS_HID_c0586] = 260,\n+\t[BNXT_ULP_CLASS_HID_804e1] = 261,\n+\t[BNXT_ULP_CLASS_HID_81241] = 262,\n+\t[BNXT_ULP_CLASS_HID_80ef1] = 263,\n+\t[BNXT_ULP_CLASS_HID_81c51] = 264,\n+\t[BNXT_ULP_CLASS_HID_c076d] = 265,\n+\t[BNXT_ULP_CLASS_HID_c14cd] = 266,\n+\t[BNXT_ULP_CLASS_HID_c117d] = 267,\n+\t[BNXT_ULP_CLASS_HID_c1edd] = 268,\n+\t[BNXT_ULP_CLASS_HID_a062f] = 269,\n+\t[BNXT_ULP_CLASS_HID_a138f] = 270,\n+\t[BNXT_ULP_CLASS_HID_a103f] = 271,\n+\t[BNXT_ULP_CLASS_HID_a1d9f] = 272,\n+\t[BNXT_ULP_CLASS_HID_e08ab] = 273,\n+\t[BNXT_ULP_CLASS_HID_e160b] = 274,\n+\t[BNXT_ULP_CLASS_HID_e12bb] = 275,\n+\t[BNXT_ULP_CLASS_HID_e0079] = 276,\n+\t[BNXT_ULP_CLASS_HID_2012b] = 277,\n+\t[BNXT_ULP_CLASS_HID_20e8b] = 278,\n+\t[BNXT_ULP_CLASS_HID_603af] = 279,\n+\t[BNXT_ULP_CLASS_HID_6110f] = 280,\n+\t[BNXT_ULP_CLASS_HID_311bb] = 281,\n+\t[BNXT_ULP_CLASS_HID_31f1b] = 282,\n+\t[BNXT_ULP_CLASS_HID_7143f] = 283,\n+\t[BNXT_ULP_CLASS_HID_701fd] = 284,\n+\t[BNXT_ULP_CLASS_HID_28963] = 285,\n+\t[BNXT_ULP_CLASS_HID_296c3] = 286,\n+\t[BNXT_ULP_CLASS_HID_68be7] = 287,\n+\t[BNXT_ULP_CLASS_HID_69947] = 288,\n+\t[BNXT_ULP_CLASS_HID_399f3] = 289,\n+\t[BNXT_ULP_CLASS_HID_387b1] = 290,\n+\t[BNXT_ULP_CLASS_HID_79c77] = 291,\n+\t[BNXT_ULP_CLASS_HID_78a35] = 292,\n+\t[BNXT_ULP_CLASS_HID_804d1] = 293,\n+\t[BNXT_ULP_CLASS_HID_81271] = 294,\n+\t[BNXT_ULP_CLASS_HID_80ec1] = 295,\n+\t[BNXT_ULP_CLASS_HID_81c61] = 296,\n+\t[BNXT_ULP_CLASS_HID_c075d] = 297,\n+\t[BNXT_ULP_CLASS_HID_c14fd] = 298,\n+\t[BNXT_ULP_CLASS_HID_c114d] = 299,\n+\t[BNXT_ULP_CLASS_HID_c1eed] = 300,\n+\t[BNXT_ULP_CLASS_HID_a061f] = 301,\n+\t[BNXT_ULP_CLASS_HID_a13bf] = 302,\n+\t[BNXT_ULP_CLASS_HID_a100f] = 303,\n+\t[BNXT_ULP_CLASS_HID_a1daf] = 304,\n+\t[BNXT_ULP_CLASS_HID_e089b] = 305,\n+\t[BNXT_ULP_CLASS_HID_e163b] = 306,\n+\t[BNXT_ULP_CLASS_HID_e128b] = 307,\n+\t[BNXT_ULP_CLASS_HID_e0049] = 308,\n+\t[BNXT_ULP_CLASS_HID_2011b] = 309,\n+\t[BNXT_ULP_CLASS_HID_20ebb] = 310,\n+\t[BNXT_ULP_CLASS_HID_6039f] = 311,\n+\t[BNXT_ULP_CLASS_HID_6113f] = 312,\n+\t[BNXT_ULP_CLASS_HID_3118b] = 313,\n+\t[BNXT_ULP_CLASS_HID_31f2b] = 314,\n+\t[BNXT_ULP_CLASS_HID_7140f] = 315,\n+\t[BNXT_ULP_CLASS_HID_701cd] = 316,\n+\t[BNXT_ULP_CLASS_HID_28953] = 317,\n+\t[BNXT_ULP_CLASS_HID_296f3] = 318,\n+\t[BNXT_ULP_CLASS_HID_68bd7] = 319,\n+\t[BNXT_ULP_CLASS_HID_69977] = 320,\n+\t[BNXT_ULP_CLASS_HID_399c3] = 321,\n+\t[BNXT_ULP_CLASS_HID_38781] = 322,\n+\t[BNXT_ULP_CLASS_HID_79c47] = 323,\n+\t[BNXT_ULP_CLASS_HID_78a05] = 324,\n+\t[BNXT_ULP_CLASS_HID_04a4] = 325,\n+\t[BNXT_ULP_CLASS_HID_04a8] = 326,\n+\t[BNXT_ULP_CLASS_HID_04a5] = 327,\n+\t[BNXT_ULP_CLASS_HID_1205] = 328,\n+\t[BNXT_ULP_CLASS_HID_04a9] = 329,\n+\t[BNXT_ULP_CLASS_HID_1209] = 330,\n+\t[BNXT_ULP_CLASS_HID_04b4] = 331,\n+\t[BNXT_ULP_CLASS_HID_04b8] = 332,\n+\t[BNXT_ULP_CLASS_HID_0484] = 333,\n+\t[BNXT_ULP_CLASS_HID_0488] = 334,\n+\t[BNXT_ULP_CLASS_HID_04b5] = 335,\n+\t[BNXT_ULP_CLASS_HID_1215] = 336,\n+\t[BNXT_ULP_CLASS_HID_04b9] = 337,\n+\t[BNXT_ULP_CLASS_HID_1219] = 338,\n+\t[BNXT_ULP_CLASS_HID_0485] = 339,\n+\t[BNXT_ULP_CLASS_HID_1225] = 340,\n+\t[BNXT_ULP_CLASS_HID_0489] = 341,\n+\t[BNXT_ULP_CLASS_HID_1229] = 342,\n+\t[BNXT_ULP_CLASS_HID_0226] = 343,\n+\t[BNXT_ULP_CLASS_HID_4045a] = 344,\n+\t[BNXT_ULP_CLASS_HID_0daa] = 345,\n+\t[BNXT_ULP_CLASS_HID_11b0] = 346,\n+\t[BNXT_ULP_CLASS_HID_403f8] = 347,\n+\t[BNXT_ULP_CLASS_HID_4161e] = 348,\n+\t[BNXT_ULP_CLASS_HID_40439] = 349,\n+\t[BNXT_ULP_CLASS_HID_41405] = 350,\n+\t[BNXT_ULP_CLASS_HID_51449] = 351,\n+\t[BNXT_ULP_CLASS_HID_50b33] = 352,\n+\t[BNXT_ULP_CLASS_HID_48c01] = 353,\n+\t[BNXT_ULP_CLASS_HID_483eb] = 354,\n+\t[BNXT_ULP_CLASS_HID_5833f] = 355,\n+\t[BNXT_ULP_CLASS_HID_5937b] = 356,\n+\t[BNXT_ULP_CLASS_HID_41875] = 357,\n+\t[BNXT_ULP_CLASS_HID_40f5f] = 358,\n+\t[BNXT_ULP_CLASS_HID_50f23] = 359,\n+\t[BNXT_ULP_CLASS_HID_51f6f] = 360,\n+\t[BNXT_ULP_CLASS_HID_4875b] = 361,\n+\t[BNXT_ULP_CLASS_HID_49727] = 362,\n+\t[BNXT_ULP_CLASS_HID_5976b] = 363,\n+\t[BNXT_ULP_CLASS_HID_58655] = 364,\n+\t[BNXT_ULP_CLASS_HID_4125f] = 365,\n+\t[BNXT_ULP_CLASS_HID_401f9] = 366,\n+\t[BNXT_ULP_CLASS_HID_501cd] = 367,\n+\t[BNXT_ULP_CLASS_HID_51149] = 368,\n+\t[BNXT_ULP_CLASS_HID_49a67] = 369,\n+\t[BNXT_ULP_CLASS_HID_489c1] = 370,\n+\t[BNXT_ULP_CLASS_HID_58955] = 371,\n+\t[BNXT_ULP_CLASS_HID_59951] = 372,\n+\t[BNXT_ULP_CLASS_HID_40569] = 373,\n+\t[BNXT_ULP_CLASS_HID_41575] = 374,\n+\t[BNXT_ULP_CLASS_HID_51579] = 375,\n+\t[BNXT_ULP_CLASS_HID_50463] = 376,\n+\t[BNXT_ULP_CLASS_HID_48d71] = 377,\n+\t[BNXT_ULP_CLASS_HID_49d7d] = 378,\n+\t[BNXT_ULP_CLASS_HID_59d41] = 379,\n+\t[BNXT_ULP_CLASS_HID_58c6b] = 380,\n+\t[BNXT_ULP_CLASS_HID_10255] = 381,\n+\t[BNXT_ULP_CLASS_HID_11675] = 382,\n+\t[BNXT_ULP_CLASS_HID_14649] = 383,\n+\t[BNXT_ULP_CLASS_HID_15a69] = 384,\n+\t[BNXT_ULP_CLASS_HID_1205b] = 385,\n+\t[BNXT_ULP_CLASS_HID_1347b] = 386,\n+\t[BNXT_ULP_CLASS_HID_16bbf] = 387,\n+\t[BNXT_ULP_CLASS_HID_1785f] = 388,\n+\t[BNXT_ULP_CLASS_HID_11551] = 389,\n+\t[BNXT_ULP_CLASS_HID_10897] = 390,\n+\t[BNXT_ULP_CLASS_HID_15955] = 391,\n+\t[BNXT_ULP_CLASS_HID_14c8b] = 392,\n+\t[BNXT_ULP_CLASS_HID_13b47] = 393,\n+\t[BNXT_ULP_CLASS_HID_12e85] = 394,\n+\t[BNXT_ULP_CLASS_HID_17f5b] = 395,\n+\t[BNXT_ULP_CLASS_HID_17299] = 396,\n+\t[BNXT_ULP_CLASS_HID_10fe7] = 397,\n+\t[BNXT_ULP_CLASS_HID_10325] = 398,\n+\t[BNXT_ULP_CLASS_HID_153cb] = 399,\n+\t[BNXT_ULP_CLASS_HID_14709] = 400,\n+\t[BNXT_ULP_CLASS_HID_12dc5] = 401,\n+\t[BNXT_ULP_CLASS_HID_1212b] = 402,\n+\t[BNXT_ULP_CLASS_HID_171c9] = 403,\n+\t[BNXT_ULP_CLASS_HID_1650f] = 404,\n+\t[BNXT_ULP_CLASS_HID_10201] = 405,\n+\t[BNXT_ULP_CLASS_HID_116c1] = 406,\n+\t[BNXT_ULP_CLASS_HID_14605] = 407,\n+\t[BNXT_ULP_CLASS_HID_15a05] = 408,\n+\t[BNXT_ULP_CLASS_HID_12007] = 409,\n+\t[BNXT_ULP_CLASS_HID_13407] = 410,\n+\t[BNXT_ULP_CLASS_HID_1640b] = 411,\n+\t[BNXT_ULP_CLASS_HID_1780b] = 412,\n+\t[BNXT_ULP_CLASS_HID_404b0] = 413,\n+\t[BNXT_ULP_CLASS_HID_4148c] = 414,\n+\t[BNXT_ULP_CLASS_HID_514c0] = 415,\n+\t[BNXT_ULP_CLASS_HID_50bba] = 416,\n+\t[BNXT_ULP_CLASS_HID_48c88] = 417,\n+\t[BNXT_ULP_CLASS_HID_48362] = 418,\n+\t[BNXT_ULP_CLASS_HID_583b6] = 419,\n+\t[BNXT_ULP_CLASS_HID_593f2] = 420,\n+\t[BNXT_ULP_CLASS_HID_41f54] = 421,\n+\t[BNXT_ULP_CLASS_HID_40fce] = 422,\n+\t[BNXT_ULP_CLASS_HID_50e02] = 423,\n+\t[BNXT_ULP_CLASS_HID_51e5e] = 424,\n+\t[BNXT_ULP_CLASS_HID_487ca] = 425,\n+\t[BNXT_ULP_CLASS_HID_49606] = 426,\n+\t[BNXT_ULP_CLASS_HID_5965a] = 427,\n+\t[BNXT_ULP_CLASS_HID_58514] = 428,\n+\t[BNXT_ULP_CLASS_HID_412c2] = 429,\n+\t[BNXT_ULP_CLASS_HID_401ac] = 430,\n+\t[BNXT_ULP_CLASS_HID_501e0] = 431,\n+\t[BNXT_ULP_CLASS_HID_511cc] = 432,\n+\t[BNXT_ULP_CLASS_HID_4990a] = 433,\n+\t[BNXT_ULP_CLASS_HID_489e4] = 434,\n+\t[BNXT_ULP_CLASS_HID_589c8] = 435,\n+\t[BNXT_ULP_CLASS_HID_59804] = 436,\n+\t[BNXT_ULP_CLASS_HID_40404] = 437,\n+\t[BNXT_ULP_CLASS_HID_41440] = 438,\n+\t[BNXT_ULP_CLASS_HID_51484] = 439,\n+\t[BNXT_ULP_CLASS_HID_50b0e] = 440,\n+\t[BNXT_ULP_CLASS_HID_48c4c] = 441,\n+\t[BNXT_ULP_CLASS_HID_48306] = 442,\n+\t[BNXT_ULP_CLASS_HID_5830a] = 443,\n+\t[BNXT_ULP_CLASS_HID_59346] = 444,\n+\t[BNXT_ULP_CLASS_HID_102cc] = 445,\n+\t[BNXT_ULP_CLASS_HID_116ec] = 446,\n+\t[BNXT_ULP_CLASS_HID_146d0] = 447,\n+\t[BNXT_ULP_CLASS_HID_15af0] = 448,\n+\t[BNXT_ULP_CLASS_HID_120c2] = 449,\n+\t[BNXT_ULP_CLASS_HID_134e2] = 450,\n+\t[BNXT_ULP_CLASS_HID_16b26] = 451,\n+\t[BNXT_ULP_CLASS_HID_178c6] = 452,\n+\t[BNXT_ULP_CLASS_HID_115c6] = 453,\n+\t[BNXT_ULP_CLASS_HID_10804] = 454,\n+\t[BNXT_ULP_CLASS_HID_15822] = 455,\n+\t[BNXT_ULP_CLASS_HID_14c60] = 456,\n+\t[BNXT_ULP_CLASS_HID_13bd4] = 457,\n+\t[BNXT_ULP_CLASS_HID_12e12] = 458,\n+\t[BNXT_ULP_CLASS_HID_17e30] = 459,\n+\t[BNXT_ULP_CLASS_HID_17276] = 460,\n+\t[BNXT_ULP_CLASS_HID_11f1a] = 461,\n+\t[BNXT_ULP_CLASS_HID_11358] = 462,\n+\t[BNXT_ULP_CLASS_HID_14398] = 463,\n+\t[BNXT_ULP_CLASS_HID_157b8] = 464,\n+\t[BNXT_ULP_CLASS_HID_13d68] = 465,\n+\t[BNXT_ULP_CLASS_HID_131aa] = 466,\n+\t[BNXT_ULP_CLASS_HID_16192] = 467,\n+\t[BNXT_ULP_CLASS_HID_175b2] = 468,\n+\t[BNXT_ULP_CLASS_HID_112b2] = 469,\n+\t[BNXT_ULP_CLASS_HID_106f0] = 470,\n+\t[BNXT_ULP_CLASS_HID_15692] = 471,\n+\t[BNXT_ULP_CLASS_HID_14ad0] = 472,\n+\t[BNXT_ULP_CLASS_HID_13080] = 473,\n+\t[BNXT_ULP_CLASS_HID_124c2] = 474,\n+\t[BNXT_ULP_CLASS_HID_174e0] = 475,\n+\t[BNXT_ULP_CLASS_HID_16f22] = 476,\n+\t[BNXT_ULP_CLASS_HID_4025b] = 477,\n+\t[BNXT_ULP_CLASS_HID_41267] = 478,\n+\t[BNXT_ULP_CLASS_HID_5122b] = 479,\n+\t[BNXT_ULP_CLASS_HID_50d51] = 480,\n+\t[BNXT_ULP_CLASS_HID_48a63] = 481,\n+\t[BNXT_ULP_CLASS_HID_48589] = 482,\n+\t[BNXT_ULP_CLASS_HID_5855d] = 483,\n+\t[BNXT_ULP_CLASS_HID_59519] = 484,\n+\t[BNXT_ULP_CLASS_HID_41e17] = 485,\n+\t[BNXT_ULP_CLASS_HID_4093d] = 486,\n+\t[BNXT_ULP_CLASS_HID_50941] = 487,\n+\t[BNXT_ULP_CLASS_HID_5190d] = 488,\n+\t[BNXT_ULP_CLASS_HID_48139] = 489,\n+\t[BNXT_ULP_CLASS_HID_49145] = 490,\n+\t[BNXT_ULP_CLASS_HID_59109] = 491,\n+\t[BNXT_ULP_CLASS_HID_58037] = 492,\n+\t[BNXT_ULP_CLASS_HID_4143d] = 493,\n+\t[BNXT_ULP_CLASS_HID_4079b] = 494,\n+\t[BNXT_ULP_CLASS_HID_507af] = 495,\n+\t[BNXT_ULP_CLASS_HID_5172b] = 496,\n+\t[BNXT_ULP_CLASS_HID_49c05] = 497,\n+\t[BNXT_ULP_CLASS_HID_48fa3] = 498,\n+\t[BNXT_ULP_CLASS_HID_58f37] = 499,\n+\t[BNXT_ULP_CLASS_HID_59f33] = 500,\n+\t[BNXT_ULP_CLASS_HID_4030b] = 501,\n+\t[BNXT_ULP_CLASS_HID_41317] = 502,\n+\t[BNXT_ULP_CLASS_HID_5131b] = 503,\n+\t[BNXT_ULP_CLASS_HID_50201] = 504,\n+\t[BNXT_ULP_CLASS_HID_48b13] = 505,\n+\t[BNXT_ULP_CLASS_HID_49b1f] = 506,\n+\t[BNXT_ULP_CLASS_HID_59b23] = 507,\n+\t[BNXT_ULP_CLASS_HID_58a09] = 508,\n+\t[BNXT_ULP_CLASS_HID_419bf] = 509,\n+\t[BNXT_ULP_CLASS_HID_40925] = 510,\n+\t[BNXT_ULP_CLASS_HID_508e9] = 511,\n+\t[BNXT_ULP_CLASS_HID_518b5] = 512,\n+\t[BNXT_ULP_CLASS_HID_48121] = 513,\n+\t[BNXT_ULP_CLASS_HID_490ed] = 514,\n+\t[BNXT_ULP_CLASS_HID_590b1] = 515,\n+\t[BNXT_ULP_CLASS_HID_583ff] = 516,\n+\t[BNXT_ULP_CLASS_HID_41475] = 517,\n+\t[BNXT_ULP_CLASS_HID_40473] = 518,\n+\t[BNXT_ULP_CLASS_HID_50427] = 519,\n+\t[BNXT_ULP_CLASS_HID_51763] = 520,\n+\t[BNXT_ULP_CLASS_HID_49c3d] = 521,\n+\t[BNXT_ULP_CLASS_HID_48c3b] = 522,\n+\t[BNXT_ULP_CLASS_HID_58f6f] = 523,\n+\t[BNXT_ULP_CLASS_HID_59f2b] = 524,\n+\t[BNXT_ULP_CLASS_HID_40333] = 525,\n+\t[BNXT_ULP_CLASS_HID_412bf] = 526,\n+\t[BNXT_ULP_CLASS_HID_512a3] = 527,\n+\t[BNXT_ULP_CLASS_HID_50229] = 528,\n+\t[BNXT_ULP_CLASS_HID_48abb] = 529,\n+\t[BNXT_ULP_CLASS_HID_49aa7] = 530,\n+\t[BNXT_ULP_CLASS_HID_59a2b] = 531,\n+\t[BNXT_ULP_CLASS_HID_595b1] = 532,\n+\t[BNXT_ULP_CLASS_HID_41e2f] = 533,\n+\t[BNXT_ULP_CLASS_HID_40e35] = 534,\n+\t[BNXT_ULP_CLASS_HID_50939] = 535,\n+\t[BNXT_ULP_CLASS_HID_51925] = 536,\n+\t[BNXT_ULP_CLASS_HID_48631] = 537,\n+\t[BNXT_ULP_CLASS_HID_4913d] = 538,\n+\t[BNXT_ULP_CLASS_HID_59121] = 539,\n+\t[BNXT_ULP_CLASS_HID_5812f] = 540,\n+\t[BNXT_ULP_CLASS_HID_41429] = 541,\n+\t[BNXT_ULP_CLASS_HID_40747] = 542,\n+\t[BNXT_ULP_CLASS_HID_5070b] = 543,\n+\t[BNXT_ULP_CLASS_HID_51727] = 544,\n+\t[BNXT_ULP_CLASS_HID_49fe1] = 545,\n+\t[BNXT_ULP_CLASS_HID_48f0f] = 546,\n+\t[BNXT_ULP_CLASS_HID_58f23] = 547,\n+\t[BNXT_ULP_CLASS_HID_59eef] = 548,\n+\t[BNXT_ULP_CLASS_HID_40347] = 549,\n+\t[BNXT_ULP_CLASS_HID_41303] = 550,\n+\t[BNXT_ULP_CLASS_HID_51247] = 551,\n+\t[BNXT_ULP_CLASS_HID_5026d] = 552,\n+\t[BNXT_ULP_CLASS_HID_48b0f] = 553,\n+\t[BNXT_ULP_CLASS_HID_49a4b] = 554,\n+\t[BNXT_ULP_CLASS_HID_59a0f] = 555,\n+\t[BNXT_ULP_CLASS_HID_58a05] = 556,\n+\t[BNXT_ULP_CLASS_HID_41983] = 557,\n+\t[BNXT_ULP_CLASS_HID_40929] = 558,\n+\t[BNXT_ULP_CLASS_HID_5092d] = 559,\n+\t[BNXT_ULP_CLASS_HID_518a9] = 560,\n+\t[BNXT_ULP_CLASS_HID_48125] = 561,\n+\t[BNXT_ULP_CLASS_HID_49121] = 562,\n+\t[BNXT_ULP_CLASS_HID_59085] = 563,\n+\t[BNXT_ULP_CLASS_HID_58023] = 564,\n+\t[BNXT_ULP_CLASS_HID_41509] = 565,\n+\t[BNXT_ULP_CLASS_HID_40407] = 566,\n+\t[BNXT_ULP_CLASS_HID_5040b] = 567,\n+\t[BNXT_ULP_CLASS_HID_51407] = 568,\n+\t[BNXT_ULP_CLASS_HID_49d21] = 569,\n+\t[BNXT_ULP_CLASS_HID_48c0f] = 570,\n+\t[BNXT_ULP_CLASS_HID_58c03] = 571,\n+\t[BNXT_ULP_CLASS_HID_59f0f] = 572,\n+\t[BNXT_ULP_CLASS_HID_402ef] = 573,\n+\t[BNXT_ULP_CLASS_HID_412ab] = 574,\n+\t[BNXT_ULP_CLASS_HID_5126f] = 575,\n+\t[BNXT_ULP_CLASS_HID_50de5] = 576,\n+\t[BNXT_ULP_CLASS_HID_48aa7] = 577,\n+\t[BNXT_ULP_CLASS_HID_485ed] = 578,\n+\t[BNXT_ULP_CLASS_HID_585e1] = 579,\n+\t[BNXT_ULP_CLASS_HID_595ad] = 580,\n+\t[BNXT_ULP_CLASS_HID_41e6b] = 581,\n+\t[BNXT_ULP_CLASS_HID_40961] = 582,\n+\t[BNXT_ULP_CLASS_HID_50925] = 583,\n+\t[BNXT_ULP_CLASS_HID_51961] = 584,\n+\t[BNXT_ULP_CLASS_HID_4816d] = 585,\n+\t[BNXT_ULP_CLASS_HID_49129] = 586,\n+\t[BNXT_ULP_CLASS_HID_5916d] = 587,\n+\t[BNXT_ULP_CLASS_HID_5806b] = 588,\n+\t[BNXT_ULP_CLASS_HID_414a1] = 589,\n+\t[BNXT_ULP_CLASS_HID_4042f] = 590,\n+\t[BNXT_ULP_CLASS_HID_507a3] = 591,\n+\t[BNXT_ULP_CLASS_HID_517af] = 592,\n+\t[BNXT_ULP_CLASS_HID_49c29] = 593,\n+\t[BNXT_ULP_CLASS_HID_48fa7] = 594,\n+\t[BNXT_ULP_CLASS_HID_58fab] = 595,\n+\t[BNXT_ULP_CLASS_HID_59f27] = 596,\n+\t[BNXT_ULP_CLASS_HID_4032f] = 597,\n+\t[BNXT_ULP_CLASS_HID_4132b] = 598,\n+\t[BNXT_ULP_CLASS_HID_5132f] = 599,\n+\t[BNXT_ULP_CLASS_HID_50225] = 600,\n+\t[BNXT_ULP_CLASS_HID_48b27] = 601,\n+\t[BNXT_ULP_CLASS_HID_49b23] = 602,\n+\t[BNXT_ULP_CLASS_HID_59b27] = 603,\n+\t[BNXT_ULP_CLASS_HID_58a2d] = 604,\n+\t[BNXT_ULP_CLASS_HID_10437] = 605,\n+\t[BNXT_ULP_CLASS_HID_11017] = 606,\n+\t[BNXT_ULP_CLASS_HID_1402b] = 607,\n+\t[BNXT_ULP_CLASS_HID_15c0b] = 608,\n+\t[BNXT_ULP_CLASS_HID_12639] = 609,\n+\t[BNXT_ULP_CLASS_HID_13219] = 610,\n+\t[BNXT_ULP_CLASS_HID_16ddd] = 611,\n+\t[BNXT_ULP_CLASS_HID_17e3d] = 612,\n+\t[BNXT_ULP_CLASS_HID_11333] = 613,\n+\t[BNXT_ULP_CLASS_HID_10ef5] = 614,\n+\t[BNXT_ULP_CLASS_HID_15f37] = 615,\n+\t[BNXT_ULP_CLASS_HID_14ae9] = 616,\n+\t[BNXT_ULP_CLASS_HID_13d25] = 617,\n+\t[BNXT_ULP_CLASS_HID_128e7] = 618,\n+\t[BNXT_ULP_CLASS_HID_17939] = 619,\n+\t[BNXT_ULP_CLASS_HID_174fb] = 620,\n+\t[BNXT_ULP_CLASS_HID_10985] = 621,\n+\t[BNXT_ULP_CLASS_HID_10547] = 622,\n+\t[BNXT_ULP_CLASS_HID_155a9] = 623,\n+\t[BNXT_ULP_CLASS_HID_1416b] = 624,\n+\t[BNXT_ULP_CLASS_HID_12ba7] = 625,\n+\t[BNXT_ULP_CLASS_HID_12749] = 626,\n+\t[BNXT_ULP_CLASS_HID_177ab] = 627,\n+\t[BNXT_ULP_CLASS_HID_1636d] = 628,\n+\t[BNXT_ULP_CLASS_HID_10463] = 629,\n+\t[BNXT_ULP_CLASS_HID_110a3] = 630,\n+\t[BNXT_ULP_CLASS_HID_14067] = 631,\n+\t[BNXT_ULP_CLASS_HID_15c67] = 632,\n+\t[BNXT_ULP_CLASS_HID_12665] = 633,\n+\t[BNXT_ULP_CLASS_HID_13265] = 634,\n+\t[BNXT_ULP_CLASS_HID_16269] = 635,\n+\t[BNXT_ULP_CLASS_HID_17e69] = 636,\n+\t[BNXT_ULP_CLASS_HID_1133d] = 637,\n+\t[BNXT_ULP_CLASS_HID_10eff] = 638,\n+\t[BNXT_ULP_CLASS_HID_15ed9] = 639,\n+\t[BNXT_ULP_CLASS_HID_14a9b] = 640,\n+\t[BNXT_ULP_CLASS_HID_13d2f] = 641,\n+\t[BNXT_ULP_CLASS_HID_128e9] = 642,\n+\t[BNXT_ULP_CLASS_HID_178cb] = 643,\n+\t[BNXT_ULP_CLASS_HID_1748d] = 644,\n+\t[BNXT_ULP_CLASS_HID_109fb] = 645,\n+\t[BNXT_ULP_CLASS_HID_105bd] = 646,\n+\t[BNXT_ULP_CLASS_HID_155bf] = 647,\n+\t[BNXT_ULP_CLASS_HID_14179] = 648,\n+\t[BNXT_ULP_CLASS_HID_12bed] = 649,\n+\t[BNXT_ULP_CLASS_HID_127af] = 650,\n+\t[BNXT_ULP_CLASS_HID_177a9] = 651,\n+\t[BNXT_ULP_CLASS_HID_1636b] = 652,\n+\t[BNXT_ULP_CLASS_HID_1046d] = 653,\n+\t[BNXT_ULP_CLASS_HID_1104d] = 654,\n+\t[BNXT_ULP_CLASS_HID_14009] = 655,\n+\t[BNXT_ULP_CLASS_HID_15c69] = 656,\n+\t[BNXT_ULP_CLASS_HID_1260f] = 657,\n+\t[BNXT_ULP_CLASS_HID_1326f] = 658,\n+\t[BNXT_ULP_CLASS_HID_1622b] = 659,\n+\t[BNXT_ULP_CLASS_HID_17e0b] = 660,\n+\t[BNXT_ULP_CLASS_HID_11369] = 661,\n+\t[BNXT_ULP_CLASS_HID_10f2b] = 662,\n+\t[BNXT_ULP_CLASS_HID_15f6d] = 663,\n+\t[BNXT_ULP_CLASS_HID_14b2f] = 664,\n+\t[BNXT_ULP_CLASS_HID_13d6b] = 665,\n+\t[BNXT_ULP_CLASS_HID_1292d] = 666,\n+\t[BNXT_ULP_CLASS_HID_1792f] = 667,\n+\t[BNXT_ULP_CLASS_HID_174e9] = 668,\n+\t[BNXT_ULP_CLASS_HID_119e1] = 669,\n+\t[BNXT_ULP_CLASS_HID_115a3] = 670,\n+\t[BNXT_ULP_CLASS_HID_14563] = 671,\n+\t[BNXT_ULP_CLASS_HID_15143] = 672,\n+\t[BNXT_ULP_CLASS_HID_13b93] = 673,\n+\t[BNXT_ULP_CLASS_HID_13751] = 674,\n+\t[BNXT_ULP_CLASS_HID_16769] = 675,\n+\t[BNXT_ULP_CLASS_HID_17349] = 676,\n+\t[BNXT_ULP_CLASS_HID_114ab] = 677,\n+\t[BNXT_ULP_CLASS_HID_10061] = 678,\n+\t[BNXT_ULP_CLASS_HID_15063] = 679,\n+\t[BNXT_ULP_CLASS_HID_14c21] = 680,\n+\t[BNXT_ULP_CLASS_HID_13671] = 681,\n+\t[BNXT_ULP_CLASS_HID_12233] = 682,\n+\t[BNXT_ULP_CLASS_HID_17271] = 683,\n+\t[BNXT_ULP_CLASS_HID_16e33] = 684,\n+\t[BNXT_ULP_CLASS_HID_102c1] = 685,\n+\t[BNXT_ULP_CLASS_HID_11f21] = 686,\n+\t[BNXT_ULP_CLASS_HID_14ee1] = 687,\n+\t[BNXT_ULP_CLASS_HID_15ac1] = 688,\n+\t[BNXT_ULP_CLASS_HID_12cc3] = 689,\n+\t[BNXT_ULP_CLASS_HID_13923] = 690,\n+\t[BNXT_ULP_CLASS_HID_168e3] = 691,\n+\t[BNXT_ULP_CLASS_HID_164a9] = 692,\n+\t[BNXT_ULP_CLASS_HID_11e29] = 693,\n+\t[BNXT_ULP_CLASS_HID_115eb] = 694,\n+\t[BNXT_ULP_CLASS_HID_145a3] = 695,\n+\t[BNXT_ULP_CLASS_HID_151a3] = 696,\n+\t[BNXT_ULP_CLASS_HID_1382b] = 697,\n+\t[BNXT_ULP_CLASS_HID_137e1] = 698,\n+\t[BNXT_ULP_CLASS_HID_167a1] = 699,\n+\t[BNXT_ULP_CLASS_HID_173a1] = 700,\n+\t[BNXT_ULP_CLASS_HID_11449] = 701,\n+\t[BNXT_ULP_CLASS_HID_1000b] = 702,\n+\t[BNXT_ULP_CLASS_HID_15069] = 703,\n+\t[BNXT_ULP_CLASS_HID_14c2b] = 704,\n+\t[BNXT_ULP_CLASS_HID_1367b] = 705,\n+\t[BNXT_ULP_CLASS_HID_12239] = 706,\n+\t[BNXT_ULP_CLASS_HID_1721b] = 707,\n+\t[BNXT_ULP_CLASS_HID_169d9] = 708,\n+\t[BNXT_ULP_CLASS_HID_1033b] = 709,\n+\t[BNXT_ULP_CLASS_HID_11f3b] = 710,\n+\t[BNXT_ULP_CLASS_HID_14f2b] = 711,\n+\t[BNXT_ULP_CLASS_HID_15b2b] = 712,\n+\t[BNXT_ULP_CLASS_HID_12d39] = 713,\n+\t[BNXT_ULP_CLASS_HID_13939] = 714,\n+\t[BNXT_ULP_CLASS_HID_168f9] = 715,\n+\t[BNXT_ULP_CLASS_HID_164bb] = 716,\n+\t[BNXT_ULP_CLASS_HID_119cb] = 717,\n+\t[BNXT_ULP_CLASS_HID_11589] = 718,\n+\t[BNXT_ULP_CLASS_HID_14549] = 719,\n+\t[BNXT_ULP_CLASS_HID_151a9] = 720,\n+\t[BNXT_ULP_CLASS_HID_13bc9] = 721,\n+\t[BNXT_ULP_CLASS_HID_1378b] = 722,\n+\t[BNXT_ULP_CLASS_HID_1674b] = 723,\n+\t[BNXT_ULP_CLASS_HID_173ab] = 724,\n+\t[BNXT_ULP_CLASS_HID_114a9] = 725,\n+\t[BNXT_ULP_CLASS_HID_1006b] = 726,\n+\t[BNXT_ULP_CLASS_HID_150a9] = 727,\n+\t[BNXT_ULP_CLASS_HID_14c6b] = 728,\n+\t[BNXT_ULP_CLASS_HID_136ab] = 729,\n+\t[BNXT_ULP_CLASS_HID_12269] = 730,\n+\t[BNXT_ULP_CLASS_HID_172ab] = 731,\n+\t[BNXT_ULP_CLASS_HID_16e69] = 732,\n+\t[BNXT_ULP_CLASS_HID_402d2] = 733,\n+\t[BNXT_ULP_CLASS_HID_412ee] = 734,\n+\t[BNXT_ULP_CLASS_HID_512a2] = 735,\n+\t[BNXT_ULP_CLASS_HID_50dd8] = 736,\n+\t[BNXT_ULP_CLASS_HID_48aea] = 737,\n+\t[BNXT_ULP_CLASS_HID_48500] = 738,\n+\t[BNXT_ULP_CLASS_HID_585d4] = 739,\n+\t[BNXT_ULP_CLASS_HID_59590] = 740,\n+\t[BNXT_ULP_CLASS_HID_41936] = 741,\n+\t[BNXT_ULP_CLASS_HID_409ac] = 742,\n+\t[BNXT_ULP_CLASS_HID_50860] = 743,\n+\t[BNXT_ULP_CLASS_HID_5183c] = 744,\n+\t[BNXT_ULP_CLASS_HID_481a8] = 745,\n+\t[BNXT_ULP_CLASS_HID_49064] = 746,\n+\t[BNXT_ULP_CLASS_HID_59038] = 747,\n+\t[BNXT_ULP_CLASS_HID_58376] = 748,\n+\t[BNXT_ULP_CLASS_HID_414a0] = 749,\n+\t[BNXT_ULP_CLASS_HID_407ce] = 750,\n+\t[BNXT_ULP_CLASS_HID_50782] = 751,\n+\t[BNXT_ULP_CLASS_HID_517ae] = 752,\n+\t[BNXT_ULP_CLASS_HID_49f68] = 753,\n+\t[BNXT_ULP_CLASS_HID_48f86] = 754,\n+\t[BNXT_ULP_CLASS_HID_58faa] = 755,\n+\t[BNXT_ULP_CLASS_HID_59e66] = 756,\n+\t[BNXT_ULP_CLASS_HID_40266] = 757,\n+\t[BNXT_ULP_CLASS_HID_41222] = 758,\n+\t[BNXT_ULP_CLASS_HID_512e6] = 759,\n+\t[BNXT_ULP_CLASS_HID_50d6c] = 760,\n+\t[BNXT_ULP_CLASS_HID_48a2e] = 761,\n+\t[BNXT_ULP_CLASS_HID_48564] = 762,\n+\t[BNXT_ULP_CLASS_HID_58568] = 763,\n+\t[BNXT_ULP_CLASS_HID_59524] = 764,\n+\t[BNXT_ULP_CLASS_HID_419d8] = 765,\n+\t[BNXT_ULP_CLASS_HID_4087e] = 766,\n+\t[BNXT_ULP_CLASS_HID_5080a] = 767,\n+\t[BNXT_ULP_CLASS_HID_518ce] = 768,\n+\t[BNXT_ULP_CLASS_HID_4807a] = 769,\n+\t[BNXT_ULP_CLASS_HID_4900e] = 770,\n+\t[BNXT_ULP_CLASS_HID_590ca] = 771,\n+\t[BNXT_ULP_CLASS_HID_58378] = 772,\n+\t[BNXT_ULP_CLASS_HID_414be] = 773,\n+\t[BNXT_ULP_CLASS_HID_4073c] = 774,\n+\t[BNXT_ULP_CLASS_HID_507e8] = 775,\n+\t[BNXT_ULP_CLASS_HID_517ac] = 776,\n+\t[BNXT_ULP_CLASS_HID_49f7e] = 777,\n+\t[BNXT_ULP_CLASS_HID_48fec] = 778,\n+\t[BNXT_ULP_CLASS_HID_58fa8] = 779,\n+\t[BNXT_ULP_CLASS_HID_59e7c] = 780,\n+\t[BNXT_ULP_CLASS_HID_40208] = 781,\n+\t[BNXT_ULP_CLASS_HID_412cc] = 782,\n+\t[BNXT_ULP_CLASS_HID_51288] = 783,\n+\t[BNXT_ULP_CLASS_HID_50d2e] = 784,\n+\t[BNXT_ULP_CLASS_HID_48ac8] = 785,\n+\t[BNXT_ULP_CLASS_HID_4856e] = 786,\n+\t[BNXT_ULP_CLASS_HID_5852a] = 787,\n+\t[BNXT_ULP_CLASS_HID_595ce] = 788,\n+\t[BNXT_ULP_CLASS_HID_4196c] = 789,\n+\t[BNXT_ULP_CLASS_HID_409aa] = 790,\n+\t[BNXT_ULP_CLASS_HID_5086e] = 791,\n+\t[BNXT_ULP_CLASS_HID_5182a] = 792,\n+\t[BNXT_ULP_CLASS_HID_481ae] = 793,\n+\t[BNXT_ULP_CLASS_HID_4906a] = 794,\n+\t[BNXT_ULP_CLASS_HID_5902e] = 795,\n+\t[BNXT_ULP_CLASS_HID_580ac] = 796,\n+\t[BNXT_ULP_CLASS_HID_40766] = 797,\n+\t[BNXT_ULP_CLASS_HID_41726] = 798,\n+\t[BNXT_ULP_CLASS_HID_517f6] = 799,\n+\t[BNXT_ULP_CLASS_HID_5066c] = 800,\n+\t[BNXT_ULP_CLASS_HID_48f3e] = 801,\n+\t[BNXT_ULP_CLASS_HID_49ffe] = 802,\n+\t[BNXT_ULP_CLASS_HID_59f8e] = 803,\n+\t[BNXT_ULP_CLASS_HID_58e24] = 804,\n+\t[BNXT_ULP_CLASS_HID_4126e] = 805,\n+\t[BNXT_ULP_CLASS_HID_402e4] = 806,\n+\t[BNXT_ULP_CLASS_HID_502b4] = 807,\n+\t[BNXT_ULP_CLASS_HID_51d74] = 808,\n+\t[BNXT_ULP_CLASS_HID_49a26] = 809,\n+\t[BNXT_ULP_CLASS_HID_48abc] = 810,\n+\t[BNXT_ULP_CLASS_HID_5956c] = 811,\n+\t[BNXT_ULP_CLASS_HID_585ee] = 812,\n+\t[BNXT_ULP_CLASS_HID_409e4] = 813,\n+\t[BNXT_ULP_CLASS_HID_419a4] = 814,\n+\t[BNXT_ULP_CLASS_HID_51844] = 815,\n+\t[BNXT_ULP_CLASS_HID_508e6] = 816,\n+\t[BNXT_ULP_CLASS_HID_4918c] = 817,\n+\t[BNXT_ULP_CLASS_HID_4802e] = 818,\n+\t[BNXT_ULP_CLASS_HID_580ee] = 819,\n+\t[BNXT_ULP_CLASS_HID_590ae] = 820,\n+\t[BNXT_ULP_CLASS_HID_404ae] = 821,\n+\t[BNXT_ULP_CLASS_HID_41766] = 822,\n+\t[BNXT_ULP_CLASS_HID_5172e] = 823,\n+\t[BNXT_ULP_CLASS_HID_507a4] = 824,\n+\t[BNXT_ULP_CLASS_HID_48f66] = 825,\n+\t[BNXT_ULP_CLASS_HID_49f2e] = 826,\n+\t[BNXT_ULP_CLASS_HID_59fe6] = 827,\n+\t[BNXT_ULP_CLASS_HID_58e6c] = 828,\n+\t[BNXT_ULP_CLASS_HID_4126c] = 829,\n+\t[BNXT_ULP_CLASS_HID_4028e] = 830,\n+\t[BNXT_ULP_CLASS_HID_50d5e] = 831,\n+\t[BNXT_ULP_CLASS_HID_51d1e] = 832,\n+\t[BNXT_ULP_CLASS_HID_49a2c] = 833,\n+\t[BNXT_ULP_CLASS_HID_4954e] = 834,\n+\t[BNXT_ULP_CLASS_HID_5951e] = 835,\n+\t[BNXT_ULP_CLASS_HID_5858c] = 836,\n+\t[BNXT_ULP_CLASS_HID_409fe] = 837,\n+\t[BNXT_ULP_CLASS_HID_419ee] = 838,\n+\t[BNXT_ULP_CLASS_HID_519ae] = 839,\n+\t[BNXT_ULP_CLASS_HID_508fc] = 840,\n+\t[BNXT_ULP_CLASS_HID_491ee] = 841,\n+\t[BNXT_ULP_CLASS_HID_4802c] = 842,\n+\t[BNXT_ULP_CLASS_HID_580fc] = 843,\n+\t[BNXT_ULP_CLASS_HID_590bc] = 844,\n+\t[BNXT_ULP_CLASS_HID_4074c] = 845,\n+\t[BNXT_ULP_CLASS_HID_4170c] = 846,\n+\t[BNXT_ULP_CLASS_HID_5172c] = 847,\n+\t[BNXT_ULP_CLASS_HID_5064e] = 848,\n+\t[BNXT_ULP_CLASS_HID_48f0c] = 849,\n+\t[BNXT_ULP_CLASS_HID_49fcc] = 850,\n+\t[BNXT_ULP_CLASS_HID_59fec] = 851,\n+\t[BNXT_ULP_CLASS_HID_58e0e] = 852,\n+\t[BNXT_ULP_CLASS_HID_413ac] = 853,\n+\t[BNXT_ULP_CLASS_HID_402ee] = 854,\n+\t[BNXT_ULP_CLASS_HID_502ae] = 855,\n+\t[BNXT_ULP_CLASS_HID_512ae] = 856,\n+\t[BNXT_ULP_CLASS_HID_49a6c] = 857,\n+\t[BNXT_ULP_CLASS_HID_48aae] = 858,\n+\t[BNXT_ULP_CLASS_HID_58aae] = 859,\n+\t[BNXT_ULP_CLASS_HID_585ec] = 860,\n+\t[BNXT_ULP_CLASS_HID_104ae] = 861,\n+\t[BNXT_ULP_CLASS_HID_1108e] = 862,\n+\t[BNXT_ULP_CLASS_HID_140b2] = 863,\n+\t[BNXT_ULP_CLASS_HID_15c92] = 864,\n+\t[BNXT_ULP_CLASS_HID_126a0] = 865,\n+\t[BNXT_ULP_CLASS_HID_13280] = 866,\n+\t[BNXT_ULP_CLASS_HID_16d44] = 867,\n+\t[BNXT_ULP_CLASS_HID_17ea4] = 868,\n+\t[BNXT_ULP_CLASS_HID_113a4] = 869,\n+\t[BNXT_ULP_CLASS_HID_10e66] = 870,\n+\t[BNXT_ULP_CLASS_HID_15e40] = 871,\n+\t[BNXT_ULP_CLASS_HID_14a02] = 872,\n+\t[BNXT_ULP_CLASS_HID_13db6] = 873,\n+\t[BNXT_ULP_CLASS_HID_12870] = 874,\n+\t[BNXT_ULP_CLASS_HID_17852] = 875,\n+\t[BNXT_ULP_CLASS_HID_17414] = 876,\n+\t[BNXT_ULP_CLASS_HID_11978] = 877,\n+\t[BNXT_ULP_CLASS_HID_1153a] = 878,\n+\t[BNXT_ULP_CLASS_HID_145fa] = 879,\n+\t[BNXT_ULP_CLASS_HID_151da] = 880,\n+\t[BNXT_ULP_CLASS_HID_13b0a] = 881,\n+\t[BNXT_ULP_CLASS_HID_137c8] = 882,\n+\t[BNXT_ULP_CLASS_HID_167f0] = 883,\n+\t[BNXT_ULP_CLASS_HID_173d0] = 884,\n+\t[BNXT_ULP_CLASS_HID_114d0] = 885,\n+\t[BNXT_ULP_CLASS_HID_10092] = 886,\n+\t[BNXT_ULP_CLASS_HID_150f0] = 887,\n+\t[BNXT_ULP_CLASS_HID_14cb2] = 888,\n+\t[BNXT_ULP_CLASS_HID_136e2] = 889,\n+\t[BNXT_ULP_CLASS_HID_122a0] = 890,\n+\t[BNXT_ULP_CLASS_HID_17282] = 891,\n+\t[BNXT_ULP_CLASS_HID_16940] = 892,\n+\t[BNXT_ULP_CLASS_HID_11b90] = 893,\n+\t[BNXT_ULP_CLASS_HID_11654] = 894,\n+\t[BNXT_ULP_CLASS_HID_14618] = 895,\n+\t[BNXT_ULP_CLASS_HID_15278] = 896,\n+\t[BNXT_ULP_CLASS_HID_12404] = 897,\n+\t[BNXT_ULP_CLASS_HID_13064] = 898,\n+\t[BNXT_ULP_CLASS_HID_16028] = 899,\n+\t[BNXT_ULP_CLASS_HID_17c08] = 900,\n+\t[BNXT_ULP_CLASS_HID_11100] = 901,\n+\t[BNXT_ULP_CLASS_HID_10dc4] = 902,\n+\t[BNXT_ULP_CLASS_HID_15d24] = 903,\n+\t[BNXT_ULP_CLASS_HID_149d0] = 904,\n+\t[BNXT_ULP_CLASS_HID_13314] = 905,\n+\t[BNXT_ULP_CLASS_HID_12fd4] = 906,\n+\t[BNXT_ULP_CLASS_HID_17f20] = 907,\n+\t[BNXT_ULP_CLASS_HID_16be0] = 908,\n+\t[BNXT_ULP_CLASS_HID_11cd8] = 909,\n+\t[BNXT_ULP_CLASS_HID_10880] = 910,\n+\t[BNXT_ULP_CLASS_HID_158e0] = 911,\n+\t[BNXT_ULP_CLASS_HID_154a0] = 912,\n+\t[BNXT_ULP_CLASS_HID_13ed0] = 913,\n+\t[BNXT_ULP_CLASS_HID_12a90] = 914,\n+\t[BNXT_ULP_CLASS_HID_16550] = 915,\n+\t[BNXT_ULP_CLASS_HID_176b0] = 916,\n+\t[BNXT_ULP_CLASS_HID_10bb0] = 917,\n+\t[BNXT_ULP_CLASS_HID_10670] = 918,\n+\t[BNXT_ULP_CLASS_HID_15650] = 919,\n+\t[BNXT_ULP_CLASS_HID_14210] = 920,\n+\t[BNXT_ULP_CLASS_HID_13440] = 921,\n+\t[BNXT_ULP_CLASS_HID_12000] = 922,\n+\t[BNXT_ULP_CLASS_HID_17060] = 923,\n+\t[BNXT_ULP_CLASS_HID_16c20] = 924,\n+\t[BNXT_ULP_CLASS_HID_11511] = 925,\n+\t[BNXT_ULP_CLASS_HID_101d3] = 926,\n+\t[BNXT_ULP_CLASS_HID_15135] = 927,\n+\t[BNXT_ULP_CLASS_HID_14df7] = 928,\n+\t[BNXT_ULP_CLASS_HID_13723] = 929,\n+\t[BNXT_ULP_CLASS_HID_123e5] = 930,\n+\t[BNXT_ULP_CLASS_HID_173c7] = 931,\n+\t[BNXT_ULP_CLASS_HID_16f89] = 932,\n+\t[BNXT_ULP_CLASS_HID_10081] = 933,\n+\t[BNXT_ULP_CLASS_HID_11ce1] = 934,\n+\t[BNXT_ULP_CLASS_HID_14ca5] = 935,\n+\t[BNXT_ULP_CLASS_HID_15885] = 936,\n+\t[BNXT_ULP_CLASS_HID_12293] = 937,\n+\t[BNXT_ULP_CLASS_HID_13ef3] = 938,\n+\t[BNXT_ULP_CLASS_HID_16eb7] = 939,\n+\t[BNXT_ULP_CLASS_HID_16561] = 940,\n+\t[BNXT_ULP_CLASS_HID_10e59] = 941,\n+\t[BNXT_ULP_CLASS_HID_11bb9] = 942,\n+\t[BNXT_ULP_CLASS_HID_14a61] = 943,\n+\t[BNXT_ULP_CLASS_HID_14623] = 944,\n+\t[BNXT_ULP_CLASS_HID_1286b] = 945,\n+\t[BNXT_ULP_CLASS_HID_12411] = 946,\n+\t[BNXT_ULP_CLASS_HID_17473] = 947,\n+\t[BNXT_ULP_CLASS_HID_16031] = 948,\n+\t[BNXT_ULP_CLASS_HID_10531] = 949,\n+\t[BNXT_ULP_CLASS_HID_11111] = 950,\n+\t[BNXT_ULP_CLASS_HID_141d1] = 951,\n+\t[BNXT_ULP_CLASS_HID_15d31] = 952,\n+\t[BNXT_ULP_CLASS_HID_127c3] = 953,\n+\t[BNXT_ULP_CLASS_HID_13323] = 954,\n+\t[BNXT_ULP_CLASS_HID_163e3] = 955,\n+\t[BNXT_ULP_CLASS_HID_17fc3] = 956,\n+\t[BNXT_ULP_CLASS_HID_108f5] = 957,\n+\t[BNXT_ULP_CLASS_HID_104b9] = 958,\n+\t[BNXT_ULP_CLASS_HID_15499] = 959,\n+\t[BNXT_ULP_CLASS_HID_1435d] = 960,\n+\t[BNXT_ULP_CLASS_HID_12a89] = 961,\n+\t[BNXT_ULP_CLASS_HID_12149] = 962,\n+\t[BNXT_ULP_CLASS_HID_176ad] = 963,\n+\t[BNXT_ULP_CLASS_HID_16d6d] = 964,\n+\t[BNXT_ULP_CLASS_HID_10665] = 965,\n+\t[BNXT_ULP_CLASS_HID_11245] = 966,\n+\t[BNXT_ULP_CLASS_HID_14271] = 967,\n+\t[BNXT_ULP_CLASS_HID_15e51] = 968,\n+\t[BNXT_ULP_CLASS_HID_12061] = 969,\n+\t[BNXT_ULP_CLASS_HID_13c41] = 970,\n+\t[BNXT_ULP_CLASS_HID_16c05] = 971,\n+\t[BNXT_ULP_CLASS_HID_17865] = 972,\n+\t[BNXT_ULP_CLASS_HID_10d21] = 973,\n+\t[BNXT_ULP_CLASS_HID_11901] = 974,\n+\t[BNXT_ULP_CLASS_HID_149c1] = 975,\n+\t[BNXT_ULP_CLASS_HID_14589] = 976,\n+\t[BNXT_ULP_CLASS_HID_12f31] = 977,\n+\t[BNXT_ULP_CLASS_HID_13b11] = 978,\n+\t[BNXT_ULP_CLASS_HID_16bd9] = 979,\n+\t[BNXT_ULP_CLASS_HID_16799] = 980,\n+\t[BNXT_ULP_CLASS_HID_11831] = 981,\n+\t[BNXT_ULP_CLASS_HID_114f1] = 982,\n+\t[BNXT_ULP_CLASS_HID_144b1] = 983,\n+\t[BNXT_ULP_CLASS_HID_15091] = 984,\n+\t[BNXT_ULP_CLASS_HID_13ac1] = 985,\n+\t[BNXT_ULP_CLASS_HID_13681] = 986,\n+\t[BNXT_ULP_CLASS_HID_166b1] = 987,\n+\t[BNXT_ULP_CLASS_HID_17291] = 988,\n+\t[BNXT_ULP_CLASS_HID_4007d] = 989,\n+\t[BNXT_ULP_CLASS_HID_41041] = 990,\n+\t[BNXT_ULP_CLASS_HID_5100d] = 991,\n+\t[BNXT_ULP_CLASS_HID_50f77] = 992,\n+\t[BNXT_ULP_CLASS_HID_48845] = 993,\n+\t[BNXT_ULP_CLASS_HID_487af] = 994,\n+\t[BNXT_ULP_CLASS_HID_5877b] = 995,\n+\t[BNXT_ULP_CLASS_HID_5973f] = 996,\n+\t[BNXT_ULP_CLASS_HID_41c31] = 997,\n+\t[BNXT_ULP_CLASS_HID_40b1b] = 998,\n+\t[BNXT_ULP_CLASS_HID_50b67] = 999,\n+\t[BNXT_ULP_CLASS_HID_51b2b] = 1000,\n+\t[BNXT_ULP_CLASS_HID_4831f] = 1001,\n+\t[BNXT_ULP_CLASS_HID_49363] = 1002,\n+\t[BNXT_ULP_CLASS_HID_5932f] = 1003,\n+\t[BNXT_ULP_CLASS_HID_58211] = 1004,\n+\t[BNXT_ULP_CLASS_HID_4161b] = 1005,\n+\t[BNXT_ULP_CLASS_HID_405bd] = 1006,\n+\t[BNXT_ULP_CLASS_HID_50589] = 1007,\n+\t[BNXT_ULP_CLASS_HID_5150d] = 1008,\n+\t[BNXT_ULP_CLASS_HID_49e23] = 1009,\n+\t[BNXT_ULP_CLASS_HID_48d85] = 1010,\n+\t[BNXT_ULP_CLASS_HID_58d11] = 1011,\n+\t[BNXT_ULP_CLASS_HID_59d15] = 1012,\n+\t[BNXT_ULP_CLASS_HID_4012d] = 1013,\n+\t[BNXT_ULP_CLASS_HID_41131] = 1014,\n+\t[BNXT_ULP_CLASS_HID_5113d] = 1015,\n+\t[BNXT_ULP_CLASS_HID_50027] = 1016,\n+\t[BNXT_ULP_CLASS_HID_48935] = 1017,\n+\t[BNXT_ULP_CLASS_HID_49939] = 1018,\n+\t[BNXT_ULP_CLASS_HID_59905] = 1019,\n+\t[BNXT_ULP_CLASS_HID_5882f] = 1020,\n+\t[BNXT_ULP_CLASS_HID_41b99] = 1021,\n+\t[BNXT_ULP_CLASS_HID_40b03] = 1022,\n+\t[BNXT_ULP_CLASS_HID_50acf] = 1023,\n+\t[BNXT_ULP_CLASS_HID_51a93] = 1024,\n+\t[BNXT_ULP_CLASS_HID_48307] = 1025,\n+\t[BNXT_ULP_CLASS_HID_492cb] = 1026,\n+\t[BNXT_ULP_CLASS_HID_59297] = 1027,\n+\t[BNXT_ULP_CLASS_HID_581d9] = 1028,\n+\t[BNXT_ULP_CLASS_HID_41653] = 1029,\n+\t[BNXT_ULP_CLASS_HID_40655] = 1030,\n+\t[BNXT_ULP_CLASS_HID_50601] = 1031,\n+\t[BNXT_ULP_CLASS_HID_51545] = 1032,\n+\t[BNXT_ULP_CLASS_HID_49e1b] = 1033,\n+\t[BNXT_ULP_CLASS_HID_48e1d] = 1034,\n+\t[BNXT_ULP_CLASS_HID_58d49] = 1035,\n+\t[BNXT_ULP_CLASS_HID_59d0d] = 1036,\n+\t[BNXT_ULP_CLASS_HID_40115] = 1037,\n+\t[BNXT_ULP_CLASS_HID_41099] = 1038,\n+\t[BNXT_ULP_CLASS_HID_51085] = 1039,\n+\t[BNXT_ULP_CLASS_HID_5000f] = 1040,\n+\t[BNXT_ULP_CLASS_HID_4889d] = 1041,\n+\t[BNXT_ULP_CLASS_HID_49881] = 1042,\n+\t[BNXT_ULP_CLASS_HID_5980d] = 1043,\n+\t[BNXT_ULP_CLASS_HID_59797] = 1044,\n+\t[BNXT_ULP_CLASS_HID_41c09] = 1045,\n+\t[BNXT_ULP_CLASS_HID_40c13] = 1046,\n+\t[BNXT_ULP_CLASS_HID_50b1f] = 1047,\n+\t[BNXT_ULP_CLASS_HID_51b03] = 1048,\n+\t[BNXT_ULP_CLASS_HID_48417] = 1049,\n+\t[BNXT_ULP_CLASS_HID_4931b] = 1050,\n+\t[BNXT_ULP_CLASS_HID_59307] = 1051,\n+\t[BNXT_ULP_CLASS_HID_58309] = 1052,\n+\t[BNXT_ULP_CLASS_HID_4160f] = 1053,\n+\t[BNXT_ULP_CLASS_HID_40561] = 1054,\n+\t[BNXT_ULP_CLASS_HID_5052d] = 1055,\n+\t[BNXT_ULP_CLASS_HID_51501] = 1056,\n+\t[BNXT_ULP_CLASS_HID_49dc7] = 1057,\n+\t[BNXT_ULP_CLASS_HID_48d29] = 1058,\n+\t[BNXT_ULP_CLASS_HID_58d05] = 1059,\n+\t[BNXT_ULP_CLASS_HID_59cc9] = 1060,\n+\t[BNXT_ULP_CLASS_HID_40161] = 1061,\n+\t[BNXT_ULP_CLASS_HID_41125] = 1062,\n+\t[BNXT_ULP_CLASS_HID_51061] = 1063,\n+\t[BNXT_ULP_CLASS_HID_5004b] = 1064,\n+\t[BNXT_ULP_CLASS_HID_48929] = 1065,\n+\t[BNXT_ULP_CLASS_HID_4986d] = 1066,\n+\t[BNXT_ULP_CLASS_HID_59829] = 1067,\n+\t[BNXT_ULP_CLASS_HID_58823] = 1068,\n+\t[BNXT_ULP_CLASS_HID_41ba5] = 1069,\n+\t[BNXT_ULP_CLASS_HID_40b0f] = 1070,\n+\t[BNXT_ULP_CLASS_HID_50b0b] = 1071,\n+\t[BNXT_ULP_CLASS_HID_51a8f] = 1072,\n+\t[BNXT_ULP_CLASS_HID_48303] = 1073,\n+\t[BNXT_ULP_CLASS_HID_49307] = 1074,\n+\t[BNXT_ULP_CLASS_HID_592a3] = 1075,\n+\t[BNXT_ULP_CLASS_HID_58205] = 1076,\n+\t[BNXT_ULP_CLASS_HID_4172f] = 1077,\n+\t[BNXT_ULP_CLASS_HID_40621] = 1078,\n+\t[BNXT_ULP_CLASS_HID_5062d] = 1079,\n+\t[BNXT_ULP_CLASS_HID_51621] = 1080,\n+\t[BNXT_ULP_CLASS_HID_49f07] = 1081,\n+\t[BNXT_ULP_CLASS_HID_48e29] = 1082,\n+\t[BNXT_ULP_CLASS_HID_58e25] = 1083,\n+\t[BNXT_ULP_CLASS_HID_59d29] = 1084,\n+\t[BNXT_ULP_CLASS_HID_400c9] = 1085,\n+\t[BNXT_ULP_CLASS_HID_4108d] = 1086,\n+\t[BNXT_ULP_CLASS_HID_51049] = 1087,\n+\t[BNXT_ULP_CLASS_HID_50fc3] = 1088,\n+\t[BNXT_ULP_CLASS_HID_48881] = 1089,\n+\t[BNXT_ULP_CLASS_HID_487cb] = 1090,\n+\t[BNXT_ULP_CLASS_HID_587c7] = 1091,\n+\t[BNXT_ULP_CLASS_HID_5978b] = 1092,\n+\t[BNXT_ULP_CLASS_HID_41c4d] = 1093,\n+\t[BNXT_ULP_CLASS_HID_40b47] = 1094,\n+\t[BNXT_ULP_CLASS_HID_50b03] = 1095,\n+\t[BNXT_ULP_CLASS_HID_51b47] = 1096,\n+\t[BNXT_ULP_CLASS_HID_4834b] = 1097,\n+\t[BNXT_ULP_CLASS_HID_4930f] = 1098,\n+\t[BNXT_ULP_CLASS_HID_5934b] = 1099,\n+\t[BNXT_ULP_CLASS_HID_5824d] = 1100,\n+\t[BNXT_ULP_CLASS_HID_41687] = 1101,\n+\t[BNXT_ULP_CLASS_HID_40609] = 1102,\n+\t[BNXT_ULP_CLASS_HID_50585] = 1103,\n+\t[BNXT_ULP_CLASS_HID_51589] = 1104,\n+\t[BNXT_ULP_CLASS_HID_49e0f] = 1105,\n+\t[BNXT_ULP_CLASS_HID_48d81] = 1106,\n+\t[BNXT_ULP_CLASS_HID_58d8d] = 1107,\n+\t[BNXT_ULP_CLASS_HID_59d01] = 1108,\n+\t[BNXT_ULP_CLASS_HID_40109] = 1109,\n+\t[BNXT_ULP_CLASS_HID_4110d] = 1110,\n+\t[BNXT_ULP_CLASS_HID_51109] = 1111,\n+\t[BNXT_ULP_CLASS_HID_50003] = 1112,\n+\t[BNXT_ULP_CLASS_HID_48901] = 1113,\n+\t[BNXT_ULP_CLASS_HID_49905] = 1114,\n+\t[BNXT_ULP_CLASS_HID_59901] = 1115,\n+\t[BNXT_ULP_CLASS_HID_5880b] = 1116,\n+\t[BNXT_ULP_CLASS_HID_10619] = 1117,\n+\t[BNXT_ULP_CLASS_HID_11239] = 1118,\n+\t[BNXT_ULP_CLASS_HID_14205] = 1119,\n+\t[BNXT_ULP_CLASS_HID_15e25] = 1120,\n+\t[BNXT_ULP_CLASS_HID_12417] = 1121,\n+\t[BNXT_ULP_CLASS_HID_13037] = 1122,\n+\t[BNXT_ULP_CLASS_HID_16ff3] = 1123,\n+\t[BNXT_ULP_CLASS_HID_17c13] = 1124,\n+\t[BNXT_ULP_CLASS_HID_1111d] = 1125,\n+\t[BNXT_ULP_CLASS_HID_10cdb] = 1126,\n+\t[BNXT_ULP_CLASS_HID_15d19] = 1127,\n+\t[BNXT_ULP_CLASS_HID_148c7] = 1128,\n+\t[BNXT_ULP_CLASS_HID_13f0b] = 1129,\n+\t[BNXT_ULP_CLASS_HID_12ac9] = 1130,\n+\t[BNXT_ULP_CLASS_HID_17b17] = 1131,\n+\t[BNXT_ULP_CLASS_HID_176d5] = 1132,\n+\t[BNXT_ULP_CLASS_HID_10bab] = 1133,\n+\t[BNXT_ULP_CLASS_HID_10769] = 1134,\n+\t[BNXT_ULP_CLASS_HID_15787] = 1135,\n+\t[BNXT_ULP_CLASS_HID_14345] = 1136,\n+\t[BNXT_ULP_CLASS_HID_12989] = 1137,\n+\t[BNXT_ULP_CLASS_HID_12567] = 1138,\n+\t[BNXT_ULP_CLASS_HID_17585] = 1139,\n+\t[BNXT_ULP_CLASS_HID_16143] = 1140,\n+\t[BNXT_ULP_CLASS_HID_1064d] = 1141,\n+\t[BNXT_ULP_CLASS_HID_1128d] = 1142,\n+\t[BNXT_ULP_CLASS_HID_14249] = 1143,\n+\t[BNXT_ULP_CLASS_HID_15e49] = 1144,\n+\t[BNXT_ULP_CLASS_HID_1244b] = 1145,\n+\t[BNXT_ULP_CLASS_HID_1304b] = 1146,\n+\t[BNXT_ULP_CLASS_HID_16047] = 1147,\n+\t[BNXT_ULP_CLASS_HID_17c47] = 1148,\n+\t[BNXT_ULP_CLASS_HID_11113] = 1149,\n+\t[BNXT_ULP_CLASS_HID_10cd1] = 1150,\n+\t[BNXT_ULP_CLASS_HID_15cf7] = 1151,\n+\t[BNXT_ULP_CLASS_HID_148b5] = 1152,\n+\t[BNXT_ULP_CLASS_HID_13f01] = 1153,\n+\t[BNXT_ULP_CLASS_HID_12ac7] = 1154,\n+\t[BNXT_ULP_CLASS_HID_17ae5] = 1155,\n+\t[BNXT_ULP_CLASS_HID_176a3] = 1156,\n+\t[BNXT_ULP_CLASS_HID_10bd5] = 1157,\n+\t[BNXT_ULP_CLASS_HID_10793] = 1158,\n+\t[BNXT_ULP_CLASS_HID_15791] = 1159,\n+\t[BNXT_ULP_CLASS_HID_14357] = 1160,\n+\t[BNXT_ULP_CLASS_HID_129c3] = 1161,\n+\t[BNXT_ULP_CLASS_HID_12581] = 1162,\n+\t[BNXT_ULP_CLASS_HID_17587] = 1163,\n+\t[BNXT_ULP_CLASS_HID_16145] = 1164,\n+\t[BNXT_ULP_CLASS_HID_10643] = 1165,\n+\t[BNXT_ULP_CLASS_HID_11263] = 1166,\n+\t[BNXT_ULP_CLASS_HID_14227] = 1167,\n+\t[BNXT_ULP_CLASS_HID_15e47] = 1168,\n+\t[BNXT_ULP_CLASS_HID_12421] = 1169,\n+\t[BNXT_ULP_CLASS_HID_13041] = 1170,\n+\t[BNXT_ULP_CLASS_HID_16005] = 1171,\n+\t[BNXT_ULP_CLASS_HID_17c25] = 1172,\n+\t[BNXT_ULP_CLASS_HID_11147] = 1173,\n+\t[BNXT_ULP_CLASS_HID_10d05] = 1174,\n+\t[BNXT_ULP_CLASS_HID_15d43] = 1175,\n+\t[BNXT_ULP_CLASS_HID_14901] = 1176,\n+\t[BNXT_ULP_CLASS_HID_13f45] = 1177,\n+\t[BNXT_ULP_CLASS_HID_12b03] = 1178,\n+\t[BNXT_ULP_CLASS_HID_17b01] = 1179,\n+\t[BNXT_ULP_CLASS_HID_176c7] = 1180,\n+\t[BNXT_ULP_CLASS_HID_11bcf] = 1181,\n+\t[BNXT_ULP_CLASS_HID_1178d] = 1182,\n+\t[BNXT_ULP_CLASS_HID_1474d] = 1183,\n+\t[BNXT_ULP_CLASS_HID_1536d] = 1184,\n+\t[BNXT_ULP_CLASS_HID_139bd] = 1185,\n+\t[BNXT_ULP_CLASS_HID_1357f] = 1186,\n+\t[BNXT_ULP_CLASS_HID_16547] = 1187,\n+\t[BNXT_ULP_CLASS_HID_17167] = 1188,\n+\t[BNXT_ULP_CLASS_HID_11685] = 1189,\n+\t[BNXT_ULP_CLASS_HID_1024f] = 1190,\n+\t[BNXT_ULP_CLASS_HID_1524d] = 1191,\n+\t[BNXT_ULP_CLASS_HID_14e0f] = 1192,\n+\t[BNXT_ULP_CLASS_HID_1345f] = 1193,\n+\t[BNXT_ULP_CLASS_HID_1201d] = 1194,\n+\t[BNXT_ULP_CLASS_HID_1705f] = 1195,\n+\t[BNXT_ULP_CLASS_HID_16c1d] = 1196,\n+\t[BNXT_ULP_CLASS_HID_100ef] = 1197,\n+\t[BNXT_ULP_CLASS_HID_11d0f] = 1198,\n+\t[BNXT_ULP_CLASS_HID_14ccf] = 1199,\n+\t[BNXT_ULP_CLASS_HID_158ef] = 1200,\n+\t[BNXT_ULP_CLASS_HID_12eed] = 1201,\n+\t[BNXT_ULP_CLASS_HID_13b0d] = 1202,\n+\t[BNXT_ULP_CLASS_HID_16acd] = 1203,\n+\t[BNXT_ULP_CLASS_HID_16687] = 1204,\n+\t[BNXT_ULP_CLASS_HID_11c07] = 1205,\n+\t[BNXT_ULP_CLASS_HID_117c5] = 1206,\n+\t[BNXT_ULP_CLASS_HID_1478d] = 1207,\n+\t[BNXT_ULP_CLASS_HID_1538d] = 1208,\n+\t[BNXT_ULP_CLASS_HID_13a05] = 1209,\n+\t[BNXT_ULP_CLASS_HID_135cf] = 1210,\n+\t[BNXT_ULP_CLASS_HID_1658f] = 1211,\n+\t[BNXT_ULP_CLASS_HID_1718f] = 1212,\n+\t[BNXT_ULP_CLASS_HID_11667] = 1213,\n+\t[BNXT_ULP_CLASS_HID_10225] = 1214,\n+\t[BNXT_ULP_CLASS_HID_15247] = 1215,\n+\t[BNXT_ULP_CLASS_HID_14e05] = 1216,\n+\t[BNXT_ULP_CLASS_HID_13455] = 1217,\n+\t[BNXT_ULP_CLASS_HID_12017] = 1218,\n+\t[BNXT_ULP_CLASS_HID_17035] = 1219,\n+\t[BNXT_ULP_CLASS_HID_16bf7] = 1220,\n+\t[BNXT_ULP_CLASS_HID_10115] = 1221,\n+\t[BNXT_ULP_CLASS_HID_11d15] = 1222,\n+\t[BNXT_ULP_CLASS_HID_14d05] = 1223,\n+\t[BNXT_ULP_CLASS_HID_15905] = 1224,\n+\t[BNXT_ULP_CLASS_HID_12f17] = 1225,\n+\t[BNXT_ULP_CLASS_HID_13b17] = 1226,\n+\t[BNXT_ULP_CLASS_HID_16ad7] = 1227,\n+\t[BNXT_ULP_CLASS_HID_16695] = 1228,\n+\t[BNXT_ULP_CLASS_HID_11be5] = 1229,\n+\t[BNXT_ULP_CLASS_HID_117a7] = 1230,\n+\t[BNXT_ULP_CLASS_HID_14767] = 1231,\n+\t[BNXT_ULP_CLASS_HID_15387] = 1232,\n+\t[BNXT_ULP_CLASS_HID_139e7] = 1233,\n+\t[BNXT_ULP_CLASS_HID_135a5] = 1234,\n+\t[BNXT_ULP_CLASS_HID_16565] = 1235,\n+\t[BNXT_ULP_CLASS_HID_17185] = 1236,\n+\t[BNXT_ULP_CLASS_HID_11687] = 1237,\n+\t[BNXT_ULP_CLASS_HID_10245] = 1238,\n+\t[BNXT_ULP_CLASS_HID_15287] = 1239,\n+\t[BNXT_ULP_CLASS_HID_14e45] = 1240,\n+\t[BNXT_ULP_CLASS_HID_13485] = 1241,\n+\t[BNXT_ULP_CLASS_HID_12047] = 1242,\n+\t[BNXT_ULP_CLASS_HID_17085] = 1243,\n+\t[BNXT_ULP_CLASS_HID_16c47] = 1244,\n+\t[BNXT_ULP_CLASS_HID_400f4] = 1245,\n+\t[BNXT_ULP_CLASS_HID_410c8] = 1246,\n+\t[BNXT_ULP_CLASS_HID_51084] = 1247,\n+\t[BNXT_ULP_CLASS_HID_50ffe] = 1248,\n+\t[BNXT_ULP_CLASS_HID_488cc] = 1249,\n+\t[BNXT_ULP_CLASS_HID_48726] = 1250,\n+\t[BNXT_ULP_CLASS_HID_587f2] = 1251,\n+\t[BNXT_ULP_CLASS_HID_597b6] = 1252,\n+\t[BNXT_ULP_CLASS_HID_41b10] = 1253,\n+\t[BNXT_ULP_CLASS_HID_40b8a] = 1254,\n+\t[BNXT_ULP_CLASS_HID_50a46] = 1255,\n+\t[BNXT_ULP_CLASS_HID_51a1a] = 1256,\n+\t[BNXT_ULP_CLASS_HID_4838e] = 1257,\n+\t[BNXT_ULP_CLASS_HID_49242] = 1258,\n+\t[BNXT_ULP_CLASS_HID_5921e] = 1259,\n+\t[BNXT_ULP_CLASS_HID_58150] = 1260,\n+\t[BNXT_ULP_CLASS_HID_41686] = 1261,\n+\t[BNXT_ULP_CLASS_HID_405e8] = 1262,\n+\t[BNXT_ULP_CLASS_HID_505a4] = 1263,\n+\t[BNXT_ULP_CLASS_HID_51588] = 1264,\n+\t[BNXT_ULP_CLASS_HID_49d4e] = 1265,\n+\t[BNXT_ULP_CLASS_HID_48da0] = 1266,\n+\t[BNXT_ULP_CLASS_HID_58d8c] = 1267,\n+\t[BNXT_ULP_CLASS_HID_59c40] = 1268,\n+\t[BNXT_ULP_CLASS_HID_40040] = 1269,\n+\t[BNXT_ULP_CLASS_HID_41004] = 1270,\n+\t[BNXT_ULP_CLASS_HID_510c0] = 1271,\n+\t[BNXT_ULP_CLASS_HID_50f4a] = 1272,\n+\t[BNXT_ULP_CLASS_HID_48808] = 1273,\n+\t[BNXT_ULP_CLASS_HID_48742] = 1274,\n+\t[BNXT_ULP_CLASS_HID_5874e] = 1275,\n+\t[BNXT_ULP_CLASS_HID_59702] = 1276,\n+\t[BNXT_ULP_CLASS_HID_41bfe] = 1277,\n+\t[BNXT_ULP_CLASS_HID_40a58] = 1278,\n+\t[BNXT_ULP_CLASS_HID_50a2c] = 1279,\n+\t[BNXT_ULP_CLASS_HID_51ae8] = 1280,\n+\t[BNXT_ULP_CLASS_HID_4825c] = 1281,\n+\t[BNXT_ULP_CLASS_HID_49228] = 1282,\n+\t[BNXT_ULP_CLASS_HID_592ec] = 1283,\n+\t[BNXT_ULP_CLASS_HID_5815e] = 1284,\n+\t[BNXT_ULP_CLASS_HID_41698] = 1285,\n+\t[BNXT_ULP_CLASS_HID_4051a] = 1286,\n+\t[BNXT_ULP_CLASS_HID_505ce] = 1287,\n+\t[BNXT_ULP_CLASS_HID_5158a] = 1288,\n+\t[BNXT_ULP_CLASS_HID_49d58] = 1289,\n+\t[BNXT_ULP_CLASS_HID_48dca] = 1290,\n+\t[BNXT_ULP_CLASS_HID_58d8e] = 1291,\n+\t[BNXT_ULP_CLASS_HID_59c5a] = 1292,\n+\t[BNXT_ULP_CLASS_HID_4002e] = 1293,\n+\t[BNXT_ULP_CLASS_HID_410ea] = 1294,\n+\t[BNXT_ULP_CLASS_HID_510ae] = 1295,\n+\t[BNXT_ULP_CLASS_HID_50f08] = 1296,\n+\t[BNXT_ULP_CLASS_HID_488ee] = 1297,\n+\t[BNXT_ULP_CLASS_HID_48748] = 1298,\n+\t[BNXT_ULP_CLASS_HID_5870c] = 1299,\n+\t[BNXT_ULP_CLASS_HID_597e8] = 1300,\n+\t[BNXT_ULP_CLASS_HID_41b4a] = 1301,\n+\t[BNXT_ULP_CLASS_HID_40b8c] = 1302,\n+\t[BNXT_ULP_CLASS_HID_50a48] = 1303,\n+\t[BNXT_ULP_CLASS_HID_51a0c] = 1304,\n+\t[BNXT_ULP_CLASS_HID_48388] = 1305,\n+\t[BNXT_ULP_CLASS_HID_4924c] = 1306,\n+\t[BNXT_ULP_CLASS_HID_59208] = 1307,\n+\t[BNXT_ULP_CLASS_HID_5828a] = 1308,\n+\t[BNXT_ULP_CLASS_HID_40540] = 1309,\n+\t[BNXT_ULP_CLASS_HID_41500] = 1310,\n+\t[BNXT_ULP_CLASS_HID_515d0] = 1311,\n+\t[BNXT_ULP_CLASS_HID_5044a] = 1312,\n+\t[BNXT_ULP_CLASS_HID_48d18] = 1313,\n+\t[BNXT_ULP_CLASS_HID_49dd8] = 1314,\n+\t[BNXT_ULP_CLASS_HID_59da8] = 1315,\n+\t[BNXT_ULP_CLASS_HID_58c02] = 1316,\n+\t[BNXT_ULP_CLASS_HID_41048] = 1317,\n+\t[BNXT_ULP_CLASS_HID_400c2] = 1318,\n+\t[BNXT_ULP_CLASS_HID_50092] = 1319,\n+\t[BNXT_ULP_CLASS_HID_51f52] = 1320,\n+\t[BNXT_ULP_CLASS_HID_49800] = 1321,\n+\t[BNXT_ULP_CLASS_HID_4889a] = 1322,\n+\t[BNXT_ULP_CLASS_HID_5974a] = 1323,\n+\t[BNXT_ULP_CLASS_HID_587c8] = 1324,\n+\t[BNXT_ULP_CLASS_HID_40bc2] = 1325,\n+\t[BNXT_ULP_CLASS_HID_41b82] = 1326,\n+\t[BNXT_ULP_CLASS_HID_51a62] = 1327,\n+\t[BNXT_ULP_CLASS_HID_50ac0] = 1328,\n+\t[BNXT_ULP_CLASS_HID_493aa] = 1329,\n+\t[BNXT_ULP_CLASS_HID_48208] = 1330,\n+\t[BNXT_ULP_CLASS_HID_582c8] = 1331,\n+\t[BNXT_ULP_CLASS_HID_59288] = 1332,\n+\t[BNXT_ULP_CLASS_HID_40688] = 1333,\n+\t[BNXT_ULP_CLASS_HID_41540] = 1334,\n+\t[BNXT_ULP_CLASS_HID_51508] = 1335,\n+\t[BNXT_ULP_CLASS_HID_50582] = 1336,\n+\t[BNXT_ULP_CLASS_HID_48d40] = 1337,\n+\t[BNXT_ULP_CLASS_HID_49d08] = 1338,\n+\t[BNXT_ULP_CLASS_HID_59dc0] = 1339,\n+\t[BNXT_ULP_CLASS_HID_58c4a] = 1340,\n+\t[BNXT_ULP_CLASS_HID_4104a] = 1341,\n+\t[BNXT_ULP_CLASS_HID_400a8] = 1342,\n+\t[BNXT_ULP_CLASS_HID_50f78] = 1343,\n+\t[BNXT_ULP_CLASS_HID_51f38] = 1344,\n+\t[BNXT_ULP_CLASS_HID_4980a] = 1345,\n+\t[BNXT_ULP_CLASS_HID_49768] = 1346,\n+\t[BNXT_ULP_CLASS_HID_59738] = 1347,\n+\t[BNXT_ULP_CLASS_HID_587aa] = 1348,\n+\t[BNXT_ULP_CLASS_HID_40bd8] = 1349,\n+\t[BNXT_ULP_CLASS_HID_41bc8] = 1350,\n+\t[BNXT_ULP_CLASS_HID_51b88] = 1351,\n+\t[BNXT_ULP_CLASS_HID_50ada] = 1352,\n+\t[BNXT_ULP_CLASS_HID_493c8] = 1353,\n+\t[BNXT_ULP_CLASS_HID_4820a] = 1354,\n+\t[BNXT_ULP_CLASS_HID_582da] = 1355,\n+\t[BNXT_ULP_CLASS_HID_5929a] = 1356,\n+\t[BNXT_ULP_CLASS_HID_4056a] = 1357,\n+\t[BNXT_ULP_CLASS_HID_4152a] = 1358,\n+\t[BNXT_ULP_CLASS_HID_5150a] = 1359,\n+\t[BNXT_ULP_CLASS_HID_50468] = 1360,\n+\t[BNXT_ULP_CLASS_HID_48d2a] = 1361,\n+\t[BNXT_ULP_CLASS_HID_49dea] = 1362,\n+\t[BNXT_ULP_CLASS_HID_59dca] = 1363,\n+\t[BNXT_ULP_CLASS_HID_58c28] = 1364,\n+\t[BNXT_ULP_CLASS_HID_4118a] = 1365,\n+\t[BNXT_ULP_CLASS_HID_400c8] = 1366,\n+\t[BNXT_ULP_CLASS_HID_50088] = 1367,\n+\t[BNXT_ULP_CLASS_HID_51088] = 1368,\n+\t[BNXT_ULP_CLASS_HID_4984a] = 1369,\n+\t[BNXT_ULP_CLASS_HID_48888] = 1370,\n+\t[BNXT_ULP_CLASS_HID_58888] = 1371,\n+\t[BNXT_ULP_CLASS_HID_587ca] = 1372,\n+\t[BNXT_ULP_CLASS_HID_10690] = 1373,\n+\t[BNXT_ULP_CLASS_HID_112b0] = 1374,\n+\t[BNXT_ULP_CLASS_HID_1428c] = 1375,\n+\t[BNXT_ULP_CLASS_HID_15eac] = 1376,\n+\t[BNXT_ULP_CLASS_HID_1249e] = 1377,\n+\t[BNXT_ULP_CLASS_HID_130be] = 1378,\n+\t[BNXT_ULP_CLASS_HID_16f7a] = 1379,\n+\t[BNXT_ULP_CLASS_HID_17c9a] = 1380,\n+\t[BNXT_ULP_CLASS_HID_1119a] = 1381,\n+\t[BNXT_ULP_CLASS_HID_10c58] = 1382,\n+\t[BNXT_ULP_CLASS_HID_15c7e] = 1383,\n+\t[BNXT_ULP_CLASS_HID_1483c] = 1384,\n+\t[BNXT_ULP_CLASS_HID_13f88] = 1385,\n+\t[BNXT_ULP_CLASS_HID_12a4e] = 1386,\n+\t[BNXT_ULP_CLASS_HID_17a6c] = 1387,\n+\t[BNXT_ULP_CLASS_HID_1762a] = 1388,\n+\t[BNXT_ULP_CLASS_HID_11b46] = 1389,\n+\t[BNXT_ULP_CLASS_HID_11704] = 1390,\n+\t[BNXT_ULP_CLASS_HID_147c4] = 1391,\n+\t[BNXT_ULP_CLASS_HID_153e4] = 1392,\n+\t[BNXT_ULP_CLASS_HID_13934] = 1393,\n+\t[BNXT_ULP_CLASS_HID_135f6] = 1394,\n+\t[BNXT_ULP_CLASS_HID_165ce] = 1395,\n+\t[BNXT_ULP_CLASS_HID_171ee] = 1396,\n+\t[BNXT_ULP_CLASS_HID_116ee] = 1397,\n+\t[BNXT_ULP_CLASS_HID_102ac] = 1398,\n+\t[BNXT_ULP_CLASS_HID_152ce] = 1399,\n+\t[BNXT_ULP_CLASS_HID_14e8c] = 1400,\n+\t[BNXT_ULP_CLASS_HID_134dc] = 1401,\n+\t[BNXT_ULP_CLASS_HID_1209e] = 1402,\n+\t[BNXT_ULP_CLASS_HID_170bc] = 1403,\n+\t[BNXT_ULP_CLASS_HID_16b7e] = 1404,\n+\t[BNXT_ULP_CLASS_HID_119ae] = 1405,\n+\t[BNXT_ULP_CLASS_HID_1146a] = 1406,\n+\t[BNXT_ULP_CLASS_HID_14426] = 1407,\n+\t[BNXT_ULP_CLASS_HID_15046] = 1408,\n+\t[BNXT_ULP_CLASS_HID_1263a] = 1409,\n+\t[BNXT_ULP_CLASS_HID_1325a] = 1410,\n+\t[BNXT_ULP_CLASS_HID_16216] = 1411,\n+\t[BNXT_ULP_CLASS_HID_17e36] = 1412,\n+\t[BNXT_ULP_CLASS_HID_1133e] = 1413,\n+\t[BNXT_ULP_CLASS_HID_10ffa] = 1414,\n+\t[BNXT_ULP_CLASS_HID_15f1a] = 1415,\n+\t[BNXT_ULP_CLASS_HID_14bee] = 1416,\n+\t[BNXT_ULP_CLASS_HID_1312a] = 1417,\n+\t[BNXT_ULP_CLASS_HID_12dea] = 1418,\n+\t[BNXT_ULP_CLASS_HID_17d1e] = 1419,\n+\t[BNXT_ULP_CLASS_HID_169de] = 1420,\n+\t[BNXT_ULP_CLASS_HID_11ee6] = 1421,\n+\t[BNXT_ULP_CLASS_HID_10abe] = 1422,\n+\t[BNXT_ULP_CLASS_HID_15ade] = 1423,\n+\t[BNXT_ULP_CLASS_HID_1569e] = 1424,\n+\t[BNXT_ULP_CLASS_HID_13cee] = 1425,\n+\t[BNXT_ULP_CLASS_HID_128ae] = 1426,\n+\t[BNXT_ULP_CLASS_HID_1676e] = 1427,\n+\t[BNXT_ULP_CLASS_HID_1748e] = 1428,\n+\t[BNXT_ULP_CLASS_HID_1098e] = 1429,\n+\t[BNXT_ULP_CLASS_HID_1044e] = 1430,\n+\t[BNXT_ULP_CLASS_HID_1546e] = 1431,\n+\t[BNXT_ULP_CLASS_HID_1402e] = 1432,\n+\t[BNXT_ULP_CLASS_HID_1367e] = 1433,\n+\t[BNXT_ULP_CLASS_HID_1223e] = 1434,\n+\t[BNXT_ULP_CLASS_HID_1725e] = 1435,\n+\t[BNXT_ULP_CLASS_HID_16e1e] = 1436,\n+\t[BNXT_ULP_CLASS_HID_1172f] = 1437,\n+\t[BNXT_ULP_CLASS_HID_103ed] = 1438,\n+\t[BNXT_ULP_CLASS_HID_1530b] = 1439,\n+\t[BNXT_ULP_CLASS_HID_14fc9] = 1440,\n+\t[BNXT_ULP_CLASS_HID_1351d] = 1441,\n+\t[BNXT_ULP_CLASS_HID_121db] = 1442,\n+\t[BNXT_ULP_CLASS_HID_171f9] = 1443,\n+\t[BNXT_ULP_CLASS_HID_16db7] = 1444,\n+\t[BNXT_ULP_CLASS_HID_102bf] = 1445,\n+\t[BNXT_ULP_CLASS_HID_11edf] = 1446,\n+\t[BNXT_ULP_CLASS_HID_14e9b] = 1447,\n+\t[BNXT_ULP_CLASS_HID_15abb] = 1448,\n+\t[BNXT_ULP_CLASS_HID_120ad] = 1449,\n+\t[BNXT_ULP_CLASS_HID_13ccd] = 1450,\n+\t[BNXT_ULP_CLASS_HID_16c89] = 1451,\n+\t[BNXT_ULP_CLASS_HID_1675f] = 1452,\n+\t[BNXT_ULP_CLASS_HID_10c67] = 1453,\n+\t[BNXT_ULP_CLASS_HID_11987] = 1454,\n+\t[BNXT_ULP_CLASS_HID_1485f] = 1455,\n+\t[BNXT_ULP_CLASS_HID_1441d] = 1456,\n+\t[BNXT_ULP_CLASS_HID_12a55] = 1457,\n+\t[BNXT_ULP_CLASS_HID_1262f] = 1458,\n+\t[BNXT_ULP_CLASS_HID_1764d] = 1459,\n+\t[BNXT_ULP_CLASS_HID_1620f] = 1460,\n+\t[BNXT_ULP_CLASS_HID_1070f] = 1461,\n+\t[BNXT_ULP_CLASS_HID_1132f] = 1462,\n+\t[BNXT_ULP_CLASS_HID_143ef] = 1463,\n+\t[BNXT_ULP_CLASS_HID_15f0f] = 1464,\n+\t[BNXT_ULP_CLASS_HID_125fd] = 1465,\n+\t[BNXT_ULP_CLASS_HID_1311d] = 1466,\n+\t[BNXT_ULP_CLASS_HID_161dd] = 1467,\n+\t[BNXT_ULP_CLASS_HID_17dfd] = 1468,\n+\t[BNXT_ULP_CLASS_HID_10acb] = 1469,\n+\t[BNXT_ULP_CLASS_HID_10687] = 1470,\n+\t[BNXT_ULP_CLASS_HID_156a7] = 1471,\n+\t[BNXT_ULP_CLASS_HID_14163] = 1472,\n+\t[BNXT_ULP_CLASS_HID_128b7] = 1473,\n+\t[BNXT_ULP_CLASS_HID_12377] = 1474,\n+\t[BNXT_ULP_CLASS_HID_17493] = 1475,\n+\t[BNXT_ULP_CLASS_HID_16f53] = 1476,\n+\t[BNXT_ULP_CLASS_HID_1045b] = 1477,\n+\t[BNXT_ULP_CLASS_HID_1107b] = 1478,\n+\t[BNXT_ULP_CLASS_HID_1404f] = 1479,\n+\t[BNXT_ULP_CLASS_HID_15c6f] = 1480,\n+\t[BNXT_ULP_CLASS_HID_1225f] = 1481,\n+\t[BNXT_ULP_CLASS_HID_13e7f] = 1482,\n+\t[BNXT_ULP_CLASS_HID_16e3b] = 1483,\n+\t[BNXT_ULP_CLASS_HID_17a5b] = 1484,\n+\t[BNXT_ULP_CLASS_HID_10f1f] = 1485,\n+\t[BNXT_ULP_CLASS_HID_11b3f] = 1486,\n+\t[BNXT_ULP_CLASS_HID_14bff] = 1487,\n+\t[BNXT_ULP_CLASS_HID_147b7] = 1488,\n+\t[BNXT_ULP_CLASS_HID_12d0f] = 1489,\n+\t[BNXT_ULP_CLASS_HID_1392f] = 1490,\n+\t[BNXT_ULP_CLASS_HID_169e7] = 1491,\n+\t[BNXT_ULP_CLASS_HID_165a7] = 1492,\n+\t[BNXT_ULP_CLASS_HID_11a0f] = 1493,\n+\t[BNXT_ULP_CLASS_HID_116cf] = 1494,\n+\t[BNXT_ULP_CLASS_HID_1468f] = 1495,\n+\t[BNXT_ULP_CLASS_HID_152af] = 1496,\n+\t[BNXT_ULP_CLASS_HID_138ff] = 1497,\n+\t[BNXT_ULP_CLASS_HID_134bf] = 1498,\n+\t[BNXT_ULP_CLASS_HID_1648f] = 1499,\n+\t[BNXT_ULP_CLASS_HID_170af] = 1500,\n+\t[BNXT_ULP_CLASS_HID_40c38] = 1501,\n+\t[BNXT_ULP_CLASS_HID_41c04] = 1502,\n+\t[BNXT_ULP_CLASS_HID_51c48] = 1503,\n+\t[BNXT_ULP_CLASS_HID_50332] = 1504,\n+\t[BNXT_ULP_CLASS_HID_48400] = 1505,\n+\t[BNXT_ULP_CLASS_HID_48bea] = 1506,\n+\t[BNXT_ULP_CLASS_HID_58b3e] = 1507,\n+\t[BNXT_ULP_CLASS_HID_59b7a] = 1508,\n+\t[BNXT_ULP_CLASS_HID_417dc] = 1509,\n+\t[BNXT_ULP_CLASS_HID_40746] = 1510,\n+\t[BNXT_ULP_CLASS_HID_5068a] = 1511,\n+\t[BNXT_ULP_CLASS_HID_516d6] = 1512,\n+\t[BNXT_ULP_CLASS_HID_48f42] = 1513,\n+\t[BNXT_ULP_CLASS_HID_49e8e] = 1514,\n+\t[BNXT_ULP_CLASS_HID_59ed2] = 1515,\n+\t[BNXT_ULP_CLASS_HID_58d9c] = 1516,\n+\t[BNXT_ULP_CLASS_HID_41a4a] = 1517,\n+\t[BNXT_ULP_CLASS_HID_40924] = 1518,\n+\t[BNXT_ULP_CLASS_HID_50968] = 1519,\n+\t[BNXT_ULP_CLASS_HID_51944] = 1520,\n+\t[BNXT_ULP_CLASS_HID_49182] = 1521,\n+\t[BNXT_ULP_CLASS_HID_4816c] = 1522,\n+\t[BNXT_ULP_CLASS_HID_58140] = 1523,\n+\t[BNXT_ULP_CLASS_HID_5908c] = 1524,\n+\t[BNXT_ULP_CLASS_HID_40c8c] = 1525,\n+\t[BNXT_ULP_CLASS_HID_41cc8] = 1526,\n+\t[BNXT_ULP_CLASS_HID_51c0c] = 1527,\n+\t[BNXT_ULP_CLASS_HID_50386] = 1528,\n+\t[BNXT_ULP_CLASS_HID_484c4] = 1529,\n+\t[BNXT_ULP_CLASS_HID_48b8e] = 1530,\n+\t[BNXT_ULP_CLASS_HID_58b82] = 1531,\n+\t[BNXT_ULP_CLASS_HID_59bce] = 1532,\n+\t[BNXT_ULP_CLASS_HID_10a54] = 1533,\n+\t[BNXT_ULP_CLASS_HID_11e74] = 1534,\n+\t[BNXT_ULP_CLASS_HID_14e48] = 1535,\n+\t[BNXT_ULP_CLASS_HID_15268] = 1536,\n+\t[BNXT_ULP_CLASS_HID_1285a] = 1537,\n+\t[BNXT_ULP_CLASS_HID_13c7a] = 1538,\n+\t[BNXT_ULP_CLASS_HID_163be] = 1539,\n+\t[BNXT_ULP_CLASS_HID_1705e] = 1540,\n+\t[BNXT_ULP_CLASS_HID_11d5e] = 1541,\n+\t[BNXT_ULP_CLASS_HID_1009c] = 1542,\n+\t[BNXT_ULP_CLASS_HID_150ba] = 1543,\n+\t[BNXT_ULP_CLASS_HID_144f8] = 1544,\n+\t[BNXT_ULP_CLASS_HID_1334c] = 1545,\n+\t[BNXT_ULP_CLASS_HID_1268a] = 1546,\n+\t[BNXT_ULP_CLASS_HID_176a8] = 1547,\n+\t[BNXT_ULP_CLASS_HID_17aee] = 1548,\n+\t[BNXT_ULP_CLASS_HID_11782] = 1549,\n+\t[BNXT_ULP_CLASS_HID_11bc0] = 1550,\n+\t[BNXT_ULP_CLASS_HID_14b00] = 1551,\n+\t[BNXT_ULP_CLASS_HID_15f20] = 1552,\n+\t[BNXT_ULP_CLASS_HID_135f0] = 1553,\n+\t[BNXT_ULP_CLASS_HID_13932] = 1554,\n+\t[BNXT_ULP_CLASS_HID_1690a] = 1555,\n+\t[BNXT_ULP_CLASS_HID_17d2a] = 1556,\n+\t[BNXT_ULP_CLASS_HID_11a2a] = 1557,\n+\t[BNXT_ULP_CLASS_HID_10e68] = 1558,\n+\t[BNXT_ULP_CLASS_HID_15e0a] = 1559,\n+\t[BNXT_ULP_CLASS_HID_14248] = 1560,\n+\t[BNXT_ULP_CLASS_HID_13818] = 1561,\n+\t[BNXT_ULP_CLASS_HID_12c5a] = 1562,\n+\t[BNXT_ULP_CLASS_HID_17c78] = 1563,\n+\t[BNXT_ULP_CLASS_HID_167ba] = 1564,\n+\t[BNXT_ULP_CLASS_HID_1f91] = 1565,\n+\t[BNXT_ULP_CLASS_HID_0763] = 1566,\n+\t[BNXT_ULP_CLASS_HID_0f7b] = 1567,\n+\t[BNXT_ULP_CLASS_HID_16af] = 1568,\n+\t[BNXT_ULP_CLASS_HID_1daf] = 1569,\n+\t[BNXT_ULP_CLASS_HID_0539] = 1570,\n+\t[BNXT_ULP_CLASS_HID_01ed] = 1571,\n+\t[BNXT_ULP_CLASS_HID_097f] = 1572,\n+\t[BNXT_ULP_CLASS_HID_81ab8] = 1573,\n+\t[BNXT_ULP_CLASS_HID_8020e] = 1574,\n+\t[BNXT_ULP_CLASS_HID_815d8] = 1575,\n+\t[BNXT_ULP_CLASS_HID_81cae] = 1576,\n+\t[BNXT_ULP_CLASS_HID_810a8] = 1577,\n+\t[BNXT_ULP_CLASS_HID_8183e] = 1578,\n+\t[BNXT_ULP_CLASS_HID_8036a] = 1579,\n+\t[BNXT_ULP_CLASS_HID_80af8] = 1580,\n+\t[BNXT_ULP_CLASS_HID_206fe] = 1581,\n+\t[BNXT_ULP_CLASS_HID_20e4c] = 1582,\n+\t[BNXT_ULP_CLASS_HID_2111e] = 1583,\n+\t[BNXT_ULP_CLASS_HID_218ec] = 1584,\n+\t[BNXT_ULP_CLASS_HID_60472] = 1585,\n+\t[BNXT_ULP_CLASS_HID_603c0] = 1586,\n+\t[BNXT_ULP_CLASS_HID_61692] = 1587,\n+\t[BNXT_ULP_CLASS_HID_61e60] = 1588,\n+\t[BNXT_ULP_CLASS_HID_1f81] = 1589,\n+\t[BNXT_ULP_CLASS_HID_0773] = 1590,\n+\t[BNXT_ULP_CLASS_HID_0f6b] = 1591,\n+\t[BNXT_ULP_CLASS_HID_16bf] = 1592,\n+\t[BNXT_ULP_CLASS_HID_03cf] = 1593,\n+\t[BNXT_ULP_CLASS_HID_0ab1] = 1594,\n+\t[BNXT_ULP_CLASS_HID_130b] = 1595,\n+\t[BNXT_ULP_CLASS_HID_1afd] = 1596,\n+\t[BNXT_ULP_CLASS_HID_1591] = 1597,\n+\t[BNXT_ULP_CLASS_HID_1d03] = 1598,\n+\t[BNXT_ULP_CLASS_HID_057b] = 1599,\n+\t[BNXT_ULP_CLASS_HID_0ced] = 1600,\n+\t[BNXT_ULP_CLASS_HID_19df] = 1601,\n+\t[BNXT_ULP_CLASS_HID_0141] = 1602,\n+\t[BNXT_ULP_CLASS_HID_08b9] = 1603,\n+\t[BNXT_ULP_CLASS_HID_108d] = 1604,\n+\t[BNXT_ULP_CLASS_HID_1dbf] = 1605,\n+\t[BNXT_ULP_CLASS_HID_0529] = 1606,\n+\t[BNXT_ULP_CLASS_HID_01fd] = 1607,\n+\t[BNXT_ULP_CLASS_HID_096f] = 1608,\n+\t[BNXT_ULP_CLASS_HID_810b7] = 1609,\n+\t[BNXT_ULP_CLASS_HID_81821] = 1610,\n+\t[BNXT_ULP_CLASS_HID_804f5] = 1611,\n+\t[BNXT_ULP_CLASS_HID_80c67] = 1612,\n+\t[BNXT_ULP_CLASS_HID_41333] = 1613,\n+\t[BNXT_ULP_CLASS_HID_41aad] = 1614,\n+\t[BNXT_ULP_CLASS_HID_40771] = 1615,\n+\t[BNXT_ULP_CLASS_HID_40ee3] = 1616,\n+\t[BNXT_ULP_CLASS_HID_c16cb] = 1617,\n+\t[BNXT_ULP_CLASS_HID_c1da5] = 1618,\n+\t[BNXT_ULP_CLASS_HID_c1a09] = 1619,\n+\t[BNXT_ULP_CLASS_HID_c01fb] = 1620,\n+\t[BNXT_ULP_CLASS_HID_1ff1] = 1621,\n+\t[BNXT_ULP_CLASS_HID_0703] = 1622,\n+\t[BNXT_ULP_CLASS_HID_0f1b] = 1623,\n+\t[BNXT_ULP_CLASS_HID_16cf] = 1624,\n+\t[BNXT_ULP_CLASS_HID_03bf] = 1625,\n+\t[BNXT_ULP_CLASS_HID_0ac1] = 1626,\n+\t[BNXT_ULP_CLASS_HID_137b] = 1627,\n+\t[BNXT_ULP_CLASS_HID_1a8d] = 1628,\n+\t[BNXT_ULP_CLASS_HID_15e1] = 1629,\n+\t[BNXT_ULP_CLASS_HID_1d73] = 1630,\n+\t[BNXT_ULP_CLASS_HID_050b] = 1631,\n+\t[BNXT_ULP_CLASS_HID_0c9d] = 1632,\n+\t[BNXT_ULP_CLASS_HID_19af] = 1633,\n+\t[BNXT_ULP_CLASS_HID_0131] = 1634,\n+\t[BNXT_ULP_CLASS_HID_08c9] = 1635,\n+\t[BNXT_ULP_CLASS_HID_10fd] = 1636,\n+\t[BNXT_ULP_CLASS_HID_1dcf] = 1637,\n+\t[BNXT_ULP_CLASS_HID_0559] = 1638,\n+\t[BNXT_ULP_CLASS_HID_018d] = 1639,\n+\t[BNXT_ULP_CLASS_HID_091f] = 1640,\n+\t[BNXT_ULP_CLASS_HID_810c7] = 1641,\n+\t[BNXT_ULP_CLASS_HID_81851] = 1642,\n+\t[BNXT_ULP_CLASS_HID_80485] = 1643,\n+\t[BNXT_ULP_CLASS_HID_80c17] = 1644,\n+\t[BNXT_ULP_CLASS_HID_41343] = 1645,\n+\t[BNXT_ULP_CLASS_HID_41add] = 1646,\n+\t[BNXT_ULP_CLASS_HID_40701] = 1647,\n+\t[BNXT_ULP_CLASS_HID_40e93] = 1648,\n+\t[BNXT_ULP_CLASS_HID_c16bb] = 1649,\n+\t[BNXT_ULP_CLASS_HID_c1dd5] = 1650,\n+\t[BNXT_ULP_CLASS_HID_c1a79] = 1651,\n+\t[BNXT_ULP_CLASS_HID_c018b] = 1652,\n+\t[BNXT_ULP_CLASS_HID_81aa8] = 1653,\n+\t[BNXT_ULP_CLASS_HID_8021e] = 1654,\n+\t[BNXT_ULP_CLASS_HID_815c8] = 1655,\n+\t[BNXT_ULP_CLASS_HID_81cbe] = 1656,\n+\t[BNXT_ULP_CLASS_HID_810b8] = 1657,\n+\t[BNXT_ULP_CLASS_HID_8182e] = 1658,\n+\t[BNXT_ULP_CLASS_HID_8037a] = 1659,\n+\t[BNXT_ULP_CLASS_HID_80ae8] = 1660,\n+\t[BNXT_ULP_CLASS_HID_c1834] = 1661,\n+\t[BNXT_ULP_CLASS_HID_c079a] = 1662,\n+\t[BNXT_ULP_CLASS_HID_c0af6] = 1663,\n+\t[BNXT_ULP_CLASS_HID_c123a] = 1664,\n+\t[BNXT_ULP_CLASS_HID_c16c4] = 1665,\n+\t[BNXT_ULP_CLASS_HID_c1daa] = 1666,\n+\t[BNXT_ULP_CLASS_HID_c0086] = 1667,\n+\t[BNXT_ULP_CLASS_HID_c0874] = 1668,\n+\t[BNXT_ULP_CLASS_HID_a19ea] = 1669,\n+\t[BNXT_ULP_CLASS_HID_a0158] = 1670,\n+\t[BNXT_ULP_CLASS_HID_a0bb4] = 1671,\n+\t[BNXT_ULP_CLASS_HID_a13f8] = 1672,\n+\t[BNXT_ULP_CLASS_HID_a17fa] = 1673,\n+\t[BNXT_ULP_CLASS_HID_a1f68] = 1674,\n+\t[BNXT_ULP_CLASS_HID_a0244] = 1675,\n+\t[BNXT_ULP_CLASS_HID_a092a] = 1676,\n+\t[BNXT_ULP_CLASS_HID_e1f76] = 1677,\n+\t[BNXT_ULP_CLASS_HID_e06e4] = 1678,\n+\t[BNXT_ULP_CLASS_HID_e0930] = 1679,\n+\t[BNXT_ULP_CLASS_HID_e1104] = 1680,\n+\t[BNXT_ULP_CLASS_HID_e1506] = 1681,\n+\t[BNXT_ULP_CLASS_HID_e1cf4] = 1682,\n+\t[BNXT_ULP_CLASS_HID_e07c0] = 1683,\n+\t[BNXT_ULP_CLASS_HID_e0eb6] = 1684,\n+\t[BNXT_ULP_CLASS_HID_206ee] = 1685,\n+\t[BNXT_ULP_CLASS_HID_20e5c] = 1686,\n+\t[BNXT_ULP_CLASS_HID_2110e] = 1687,\n+\t[BNXT_ULP_CLASS_HID_218fc] = 1688,\n+\t[BNXT_ULP_CLASS_HID_60462] = 1689,\n+\t[BNXT_ULP_CLASS_HID_603d0] = 1690,\n+\t[BNXT_ULP_CLASS_HID_61682] = 1691,\n+\t[BNXT_ULP_CLASS_HID_61e70] = 1692,\n+\t[BNXT_ULP_CLASS_HID_3167e] = 1693,\n+\t[BNXT_ULP_CLASS_HID_31dec] = 1694,\n+\t[BNXT_ULP_CLASS_HID_30030] = 1695,\n+\t[BNXT_ULP_CLASS_HID_30fae] = 1696,\n+\t[BNXT_ULP_CLASS_HID_70b14] = 1697,\n+\t[BNXT_ULP_CLASS_HID_71360] = 1698,\n+\t[BNXT_ULP_CLASS_HID_705b4] = 1699,\n+\t[BNXT_ULP_CLASS_HID_70d22] = 1700,\n+\t[BNXT_ULP_CLASS_HID_29e26] = 1701,\n+\t[BNXT_ULP_CLASS_HID_28594] = 1702,\n+\t[BNXT_ULP_CLASS_HID_288f8] = 1703,\n+\t[BNXT_ULP_CLASS_HID_29034] = 1704,\n+\t[BNXT_ULP_CLASS_HID_693ba] = 1705,\n+\t[BNXT_ULP_CLASS_HID_69b28] = 1706,\n+\t[BNXT_ULP_CLASS_HID_68e7c] = 1707,\n+\t[BNXT_ULP_CLASS_HID_69648] = 1708,\n+\t[BNXT_ULP_CLASS_HID_38de8] = 1709,\n+\t[BNXT_ULP_CLASS_HID_39524] = 1710,\n+\t[BNXT_ULP_CLASS_HID_39808] = 1711,\n+\t[BNXT_ULP_CLASS_HID_387e6] = 1712,\n+\t[BNXT_ULP_CLASS_HID_7836c] = 1713,\n+\t[BNXT_ULP_CLASS_HID_78ada] = 1714,\n+\t[BNXT_ULP_CLASS_HID_79d8c] = 1715,\n+\t[BNXT_ULP_CLASS_HID_7857a] = 1716,\n+\t[BNXT_ULP_CLASS_HID_81ad8] = 1717,\n+\t[BNXT_ULP_CLASS_HID_8026e] = 1718,\n+\t[BNXT_ULP_CLASS_HID_815b8] = 1719,\n+\t[BNXT_ULP_CLASS_HID_81cce] = 1720,\n+\t[BNXT_ULP_CLASS_HID_810c8] = 1721,\n+\t[BNXT_ULP_CLASS_HID_8185e] = 1722,\n+\t[BNXT_ULP_CLASS_HID_8030a] = 1723,\n+\t[BNXT_ULP_CLASS_HID_80a98] = 1724,\n+\t[BNXT_ULP_CLASS_HID_c1844] = 1725,\n+\t[BNXT_ULP_CLASS_HID_c07ea] = 1726,\n+\t[BNXT_ULP_CLASS_HID_c0a86] = 1727,\n+\t[BNXT_ULP_CLASS_HID_c124a] = 1728,\n+\t[BNXT_ULP_CLASS_HID_c16b4] = 1729,\n+\t[BNXT_ULP_CLASS_HID_c1dda] = 1730,\n+\t[BNXT_ULP_CLASS_HID_c00f6] = 1731,\n+\t[BNXT_ULP_CLASS_HID_c0804] = 1732,\n+\t[BNXT_ULP_CLASS_HID_a199a] = 1733,\n+\t[BNXT_ULP_CLASS_HID_a0128] = 1734,\n+\t[BNXT_ULP_CLASS_HID_a0bc4] = 1735,\n+\t[BNXT_ULP_CLASS_HID_a1388] = 1736,\n+\t[BNXT_ULP_CLASS_HID_a178a] = 1737,\n+\t[BNXT_ULP_CLASS_HID_a1f18] = 1738,\n+\t[BNXT_ULP_CLASS_HID_a0234] = 1739,\n+\t[BNXT_ULP_CLASS_HID_a095a] = 1740,\n+\t[BNXT_ULP_CLASS_HID_e1f06] = 1741,\n+\t[BNXT_ULP_CLASS_HID_e0694] = 1742,\n+\t[BNXT_ULP_CLASS_HID_e0940] = 1743,\n+\t[BNXT_ULP_CLASS_HID_e1174] = 1744,\n+\t[BNXT_ULP_CLASS_HID_e1576] = 1745,\n+\t[BNXT_ULP_CLASS_HID_e1c84] = 1746,\n+\t[BNXT_ULP_CLASS_HID_e07b0] = 1747,\n+\t[BNXT_ULP_CLASS_HID_e0ec6] = 1748,\n+\t[BNXT_ULP_CLASS_HID_2069e] = 1749,\n+\t[BNXT_ULP_CLASS_HID_20e2c] = 1750,\n+\t[BNXT_ULP_CLASS_HID_2117e] = 1751,\n+\t[BNXT_ULP_CLASS_HID_2188c] = 1752,\n+\t[BNXT_ULP_CLASS_HID_60412] = 1753,\n+\t[BNXT_ULP_CLASS_HID_603a0] = 1754,\n+\t[BNXT_ULP_CLASS_HID_616f2] = 1755,\n+\t[BNXT_ULP_CLASS_HID_61e00] = 1756,\n+\t[BNXT_ULP_CLASS_HID_3160e] = 1757,\n+\t[BNXT_ULP_CLASS_HID_31d9c] = 1758,\n+\t[BNXT_ULP_CLASS_HID_30040] = 1759,\n+\t[BNXT_ULP_CLASS_HID_30fde] = 1760,\n+\t[BNXT_ULP_CLASS_HID_70b64] = 1761,\n+\t[BNXT_ULP_CLASS_HID_71310] = 1762,\n+\t[BNXT_ULP_CLASS_HID_705c4] = 1763,\n+\t[BNXT_ULP_CLASS_HID_70d52] = 1764,\n+\t[BNXT_ULP_CLASS_HID_29e56] = 1765,\n+\t[BNXT_ULP_CLASS_HID_285e4] = 1766,\n+\t[BNXT_ULP_CLASS_HID_28888] = 1767,\n+\t[BNXT_ULP_CLASS_HID_29044] = 1768,\n+\t[BNXT_ULP_CLASS_HID_693ca] = 1769,\n+\t[BNXT_ULP_CLASS_HID_69b58] = 1770,\n+\t[BNXT_ULP_CLASS_HID_68e0c] = 1771,\n+\t[BNXT_ULP_CLASS_HID_69638] = 1772,\n+\t[BNXT_ULP_CLASS_HID_38d98] = 1773,\n+\t[BNXT_ULP_CLASS_HID_39554] = 1774,\n+\t[BNXT_ULP_CLASS_HID_39878] = 1775,\n+\t[BNXT_ULP_CLASS_HID_38796] = 1776,\n+\t[BNXT_ULP_CLASS_HID_7831c] = 1777,\n+\t[BNXT_ULP_CLASS_HID_78aaa] = 1778,\n+\t[BNXT_ULP_CLASS_HID_79dfc] = 1779,\n+\t[BNXT_ULP_CLASS_HID_7850a] = 1780,\n+\t[BNXT_ULP_CLASS_HID_03b7] = 1781,\n+\t[BNXT_ULP_CLASS_HID_13f3] = 1782,\n+\t[BNXT_ULP_CLASS_HID_0255] = 1783,\n+\t[BNXT_ULP_CLASS_HID_1675] = 1784,\n+\t[BNXT_ULP_CLASS_HID_80f52] = 1785,\n+\t[BNXT_ULP_CLASS_HID_819f2] = 1786,\n+\t[BNXT_ULP_CLASS_HID_80542] = 1787,\n+\t[BNXT_ULP_CLASS_HID_817e2] = 1788,\n+\t[BNXT_ULP_CLASS_HID_20a98] = 1789,\n+\t[BNXT_ULP_CLASS_HID_20538] = 1790,\n+\t[BNXT_ULP_CLASS_HID_6081c] = 1791,\n+\t[BNXT_ULP_CLASS_HID_61abc] = 1792,\n+\t[BNXT_ULP_CLASS_HID_03a7] = 1793,\n+\t[BNXT_ULP_CLASS_HID_13e3] = 1794,\n+\t[BNXT_ULP_CLASS_HID_1047] = 1795,\n+\t[BNXT_ULP_CLASS_HID_0721] = 1796,\n+\t[BNXT_ULP_CLASS_HID_19b7] = 1797,\n+\t[BNXT_ULP_CLASS_HID_0911] = 1798,\n+\t[BNXT_ULP_CLASS_HID_0df5] = 1799,\n+\t[BNXT_ULP_CLASS_HID_1d31] = 1800,\n+\t[BNXT_ULP_CLASS_HID_0245] = 1801,\n+\t[BNXT_ULP_CLASS_HID_1665] = 1802,\n+\t[BNXT_ULP_CLASS_HID_8055d] = 1803,\n+\t[BNXT_ULP_CLASS_HID_80893] = 1804,\n+\t[BNXT_ULP_CLASS_HID_407d9] = 1805,\n+\t[BNXT_ULP_CLASS_HID_40b1f] = 1806,\n+\t[BNXT_ULP_CLASS_HID_c1ad1] = 1807,\n+\t[BNXT_ULP_CLASS_HID_c0e17] = 1808,\n+\t[BNXT_ULP_CLASS_HID_03d7] = 1809,\n+\t[BNXT_ULP_CLASS_HID_1393] = 1810,\n+\t[BNXT_ULP_CLASS_HID_1037] = 1811,\n+\t[BNXT_ULP_CLASS_HID_0751] = 1812,\n+\t[BNXT_ULP_CLASS_HID_19c7] = 1813,\n+\t[BNXT_ULP_CLASS_HID_0961] = 1814,\n+\t[BNXT_ULP_CLASS_HID_0d85] = 1815,\n+\t[BNXT_ULP_CLASS_HID_1d41] = 1816,\n+\t[BNXT_ULP_CLASS_HID_0235] = 1817,\n+\t[BNXT_ULP_CLASS_HID_1615] = 1818,\n+\t[BNXT_ULP_CLASS_HID_8052d] = 1819,\n+\t[BNXT_ULP_CLASS_HID_808e3] = 1820,\n+\t[BNXT_ULP_CLASS_HID_407a9] = 1821,\n+\t[BNXT_ULP_CLASS_HID_40b6f] = 1822,\n+\t[BNXT_ULP_CLASS_HID_c1aa1] = 1823,\n+\t[BNXT_ULP_CLASS_HID_c0e67] = 1824,\n+\t[BNXT_ULP_CLASS_HID_80f42] = 1825,\n+\t[BNXT_ULP_CLASS_HID_819e2] = 1826,\n+\t[BNXT_ULP_CLASS_HID_80552] = 1827,\n+\t[BNXT_ULP_CLASS_HID_817f2] = 1828,\n+\t[BNXT_ULP_CLASS_HID_c0cce] = 1829,\n+\t[BNXT_ULP_CLASS_HID_c1f6e] = 1830,\n+\t[BNXT_ULP_CLASS_HID_c1ade] = 1831,\n+\t[BNXT_ULP_CLASS_HID_c157e] = 1832,\n+\t[BNXT_ULP_CLASS_HID_a0d8c] = 1833,\n+\t[BNXT_ULP_CLASS_HID_a182c] = 1834,\n+\t[BNXT_ULP_CLASS_HID_a1b9c] = 1835,\n+\t[BNXT_ULP_CLASS_HID_a163c] = 1836,\n+\t[BNXT_ULP_CLASS_HID_e0308] = 1837,\n+\t[BNXT_ULP_CLASS_HID_e1da8] = 1838,\n+\t[BNXT_ULP_CLASS_HID_e1918] = 1839,\n+\t[BNXT_ULP_CLASS_HID_e0bda] = 1840,\n+\t[BNXT_ULP_CLASS_HID_20a88] = 1841,\n+\t[BNXT_ULP_CLASS_HID_20528] = 1842,\n+\t[BNXT_ULP_CLASS_HID_6080c] = 1843,\n+\t[BNXT_ULP_CLASS_HID_61aac] = 1844,\n+\t[BNXT_ULP_CLASS_HID_31a18] = 1845,\n+\t[BNXT_ULP_CLASS_HID_314b8] = 1846,\n+\t[BNXT_ULP_CLASS_HID_71f9c] = 1847,\n+\t[BNXT_ULP_CLASS_HID_70a5e] = 1848,\n+\t[BNXT_ULP_CLASS_HID_282c0] = 1849,\n+\t[BNXT_ULP_CLASS_HID_29d60] = 1850,\n+\t[BNXT_ULP_CLASS_HID_68044] = 1851,\n+\t[BNXT_ULP_CLASS_HID_692e4] = 1852,\n+\t[BNXT_ULP_CLASS_HID_39250] = 1853,\n+\t[BNXT_ULP_CLASS_HID_38c12] = 1854,\n+\t[BNXT_ULP_CLASS_HID_797d4] = 1855,\n+\t[BNXT_ULP_CLASS_HID_78196] = 1856,\n+\t[BNXT_ULP_CLASS_HID_80f32] = 1857,\n+\t[BNXT_ULP_CLASS_HID_81992] = 1858,\n+\t[BNXT_ULP_CLASS_HID_80522] = 1859,\n+\t[BNXT_ULP_CLASS_HID_81782] = 1860,\n+\t[BNXT_ULP_CLASS_HID_c0cbe] = 1861,\n+\t[BNXT_ULP_CLASS_HID_c1f1e] = 1862,\n+\t[BNXT_ULP_CLASS_HID_c1aae] = 1863,\n+\t[BNXT_ULP_CLASS_HID_c150e] = 1864,\n+\t[BNXT_ULP_CLASS_HID_a0dfc] = 1865,\n+\t[BNXT_ULP_CLASS_HID_a185c] = 1866,\n+\t[BNXT_ULP_CLASS_HID_a1bec] = 1867,\n+\t[BNXT_ULP_CLASS_HID_a164c] = 1868,\n+\t[BNXT_ULP_CLASS_HID_e0378] = 1869,\n+\t[BNXT_ULP_CLASS_HID_e1dd8] = 1870,\n+\t[BNXT_ULP_CLASS_HID_e1968] = 1871,\n+\t[BNXT_ULP_CLASS_HID_e0baa] = 1872,\n+\t[BNXT_ULP_CLASS_HID_20af8] = 1873,\n+\t[BNXT_ULP_CLASS_HID_20558] = 1874,\n+\t[BNXT_ULP_CLASS_HID_6087c] = 1875,\n+\t[BNXT_ULP_CLASS_HID_61adc] = 1876,\n+\t[BNXT_ULP_CLASS_HID_31a68] = 1877,\n+\t[BNXT_ULP_CLASS_HID_314c8] = 1878,\n+\t[BNXT_ULP_CLASS_HID_71fec] = 1879,\n+\t[BNXT_ULP_CLASS_HID_70a2e] = 1880,\n+\t[BNXT_ULP_CLASS_HID_282b0] = 1881,\n+\t[BNXT_ULP_CLASS_HID_29d10] = 1882,\n+\t[BNXT_ULP_CLASS_HID_68034] = 1883,\n+\t[BNXT_ULP_CLASS_HID_69294] = 1884,\n+\t[BNXT_ULP_CLASS_HID_39220] = 1885,\n+\t[BNXT_ULP_CLASS_HID_38c62] = 1886,\n+\t[BNXT_ULP_CLASS_HID_797a4] = 1887,\n+\t[BNXT_ULP_CLASS_HID_781e6] = 1888,\n+\t[BNXT_ULP_CLASS_HID_0f05] = 1889,\n+\t[BNXT_ULP_CLASS_HID_0f09] = 1890,\n+\t[BNXT_ULP_CLASS_HID_0f06] = 1891,\n+\t[BNXT_ULP_CLASS_HID_19a6] = 1892,\n+\t[BNXT_ULP_CLASS_HID_0f0a] = 1893,\n+\t[BNXT_ULP_CLASS_HID_19aa] = 1894,\n+\t[BNXT_ULP_CLASS_HID_0f15] = 1895,\n+\t[BNXT_ULP_CLASS_HID_0f19] = 1896,\n+\t[BNXT_ULP_CLASS_HID_0f65] = 1897,\n+\t[BNXT_ULP_CLASS_HID_0f69] = 1898,\n+\t[BNXT_ULP_CLASS_HID_0f16] = 1899,\n+\t[BNXT_ULP_CLASS_HID_19b6] = 1900,\n+\t[BNXT_ULP_CLASS_HID_0f1a] = 1901,\n+\t[BNXT_ULP_CLASS_HID_19ba] = 1902,\n+\t[BNXT_ULP_CLASS_HID_0f66] = 1903,\n+\t[BNXT_ULP_CLASS_HID_19c6] = 1904,\n+\t[BNXT_ULP_CLASS_HID_0f6a] = 1905,\n+\t[BNXT_ULP_CLASS_HID_19ca] = 1906\n };\n \n /* Array for the proto matcher list */\n struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t[1] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_55dd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_00b8,\n \t.class_tid = 1,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 4096UL,\n@@ -1332,7 +1940,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[2] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1df1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0cc2,\n \t.class_tid = 1,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 4104UL,\n@@ -1348,7 +1956,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[3] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3e55,\n+\t.class_hid = BNXT_ULP_CLASS_HID_10e4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 6144UL,\n@@ -1364,7 +1972,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[4] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0649,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1d0e,\n \t.class_tid = 1,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 6152UL,\n@@ -1381,7 +1989,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[5] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1011,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0286,\n \t.class_tid = 1,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 16384UL,\n@@ -1396,7 +2004,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[6] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_40e9,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0e98,\n \t.class_tid = 1,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 16392UL,\n@@ -1412,7 +2020,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[7] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3e99,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1666,\n \t.class_tid = 1,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 24576UL,\n@@ -1428,7 +2036,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[8] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_06ad,\n+\t.class_hid = BNXT_ULP_CLASS_HID_02de,\n \t.class_tid = 1,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 24584UL,\n@@ -1445,7 +2053,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[9] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_38c7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81d25,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32768UL,\n@@ -1461,7 +2069,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[10] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_00fb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_809ad,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32776UL,\n@@ -1478,7 +2086,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[11] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24d3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80ae3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32832UL,\n@@ -1495,7 +2103,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[12] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_559b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_8170d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32840UL,\n@@ -1513,7 +2121,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[13] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5003,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80773,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49152UL,\n@@ -1530,7 +2138,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[14] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1837,\n+\t.class_hid = BNXT_ULP_CLASS_HID_8139d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49160UL,\n@@ -1548,7 +2156,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[15] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3bef,\n+\t.class_hid = BNXT_ULP_CLASS_HID_814d3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49216UL,\n@@ -1566,7 +2174,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[16] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0403,\n+\t.class_hid = BNXT_ULP_CLASS_HID_8015b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49224UL,\n@@ -1585,7 +2193,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[17] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3d3f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_21977,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131072UL,\n@@ -1601,7 +2209,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[18] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0543,\n+\t.class_hid = BNXT_ULP_CLASS_HID_205ef,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131080UL,\n@@ -1618,7 +2226,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[19] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_292b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_20735,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131136UL,\n@@ -1635,7 +2243,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[20] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_59e3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_2134f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131144UL,\n@@ -1653,7 +2261,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[21] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5d3b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_61beb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196608UL,\n@@ -1670,7 +2278,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[22] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_254f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_60863,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196616UL,\n@@ -1688,7 +2296,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[23] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4917,\n+\t.class_hid = BNXT_ULP_CLASS_HID_609a9,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196672UL,\n@@ -1706,7 +2314,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[24] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_113b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_615c3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196680UL,\n@@ -1725,7 +2333,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[25] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_55fd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_00a8,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 4096UL,\n@@ -1741,7 +2349,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[26] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1dd1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0cd2,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 4104UL,\n@@ -1758,7 +2366,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[27] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3e75,\n+\t.class_hid = BNXT_ULP_CLASS_HID_10f4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 6144UL,\n@@ -1775,7 +2383,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[28] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0669,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1d1e,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 6152UL,\n@@ -1793,7 +2401,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[29] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1ba1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1488,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 12288UL,\n@@ -1810,7 +2418,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[30] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4c69,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0110,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 12296UL,\n@@ -1828,7 +2436,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[31] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0439,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0532,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 14336UL,\n@@ -1846,7 +2454,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[32] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_34e1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_115c,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 14344UL,\n@@ -1865,7 +2473,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[33] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0465,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0ab8,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 20480UL,\n@@ -1882,7 +2490,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[34] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_352d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_16a2,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 20488UL,\n@@ -1900,7 +2508,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[35] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_55b1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1ac4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 22528UL,\n@@ -1918,7 +2526,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[36] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1da5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_074c,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 22536UL,\n@@ -1937,7 +2545,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[37] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_32fd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1e98,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 28672UL,\n@@ -1955,7 +2563,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[38] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_63a5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0ae0,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 28680UL,\n@@ -1974,7 +2582,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[39] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1b75,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f02,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 30720UL,\n@@ -1993,7 +2601,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[40] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4c3d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1b2c,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 30728UL,\n@@ -2013,7 +2621,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[41] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1031,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0296,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 16384UL,\n@@ -2029,7 +2637,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[42] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_40c9,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0e88,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 16392UL,\n@@ -2046,7 +2654,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[43] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3eb9,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1676,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 24576UL,\n@@ -2063,7 +2671,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[44] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_068d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_02ce,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 24584UL,\n@@ -2081,7 +2689,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[45] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5039,\n+\t.class_hid = BNXT_ULP_CLASS_HID_8076e,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 49152UL,\n@@ -2098,7 +2706,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[46] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_180d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81380,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 49160UL,\n@@ -2116,7 +2724,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[47] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_15fd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81b4e,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 57344UL,\n@@ -2134,7 +2742,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[48] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_46b5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_807c6,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 57352UL,\n@@ -2153,7 +2761,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[49] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_303d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_404ea,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 81920UL,\n@@ -2170,7 +2778,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[50] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_60f5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_4110c,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 81928UL,\n@@ -2188,7 +2796,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[51] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5ea5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_418ca,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 90112UL,\n@@ -2206,7 +2814,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[52] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2689,\n+\t.class_hid = BNXT_ULP_CLASS_HID_40542,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 90120UL,\n@@ -2225,7 +2833,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[53] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0771,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c09e2,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 114688UL,\n@@ -2243,7 +2851,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[54] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3809,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1604,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 114696UL,\n@@ -2262,7 +2870,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[55] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_35f9,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1dc2,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 122880UL,\n@@ -2281,7 +2889,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[56] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_66b1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0a5a,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 122888UL,\n@@ -2301,7 +2909,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[57] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_559d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0098,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 4096UL,\n@@ -2317,7 +2925,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[58] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1db1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0ce2,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 4104UL,\n@@ -2334,7 +2942,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[59] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3e15,\n+\t.class_hid = BNXT_ULP_CLASS_HID_10c4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 6144UL,\n@@ -2351,7 +2959,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[60] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0609,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1d2e,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 6152UL,\n@@ -2369,7 +2977,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[61] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1bc1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_14b8,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 12288UL,\n@@ -2386,7 +2994,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[62] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4c09,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0120,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 12296UL,\n@@ -2404,7 +3012,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[63] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0459,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0502,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 14336UL,\n@@ -2422,7 +3030,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[64] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3481,\n+\t.class_hid = BNXT_ULP_CLASS_HID_116c,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 14344UL,\n@@ -2441,7 +3049,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[65] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0405,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0a88,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 20480UL,\n@@ -2458,7 +3066,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[66] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_354d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1692,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 20488UL,\n@@ -2476,7 +3084,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[67] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_55d1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1af4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 22528UL,\n@@ -2494,7 +3102,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[68] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1dc5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_077c,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 22536UL,\n@@ -2513,7 +3121,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[69] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_329d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1ea8,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 28672UL,\n@@ -2531,7 +3139,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[70] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_63c5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0ad0,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 28680UL,\n@@ -2550,7 +3158,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[71] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1b15,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f32,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 30720UL,\n@@ -2569,7 +3177,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[72] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4c5d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1b1c,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 30728UL,\n@@ -2589,7 +3197,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[73] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1051,\n+\t.class_hid = BNXT_ULP_CLASS_HID_02a6,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 16384UL,\n@@ -2605,7 +3213,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[74] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_40a9,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0eb8,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 16392UL,\n@@ -2622,7 +3230,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[75] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3ed9,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1646,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 24576UL,\n@@ -2639,7 +3247,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[76] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_06ed,\n+\t.class_hid = BNXT_ULP_CLASS_HID_02fe,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 24584UL,\n@@ -2657,7 +3265,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[77] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5059,\n+\t.class_hid = BNXT_ULP_CLASS_HID_8075e,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 49152UL,\n@@ -2674,7 +3282,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[78] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_186d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_813b0,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 49160UL,\n@@ -2692,7 +3300,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[79] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_159d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81b7e,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 57344UL,\n@@ -2710,7 +3318,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[80] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_46d5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_807f6,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 57352UL,\n@@ -2729,7 +3337,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[81] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_305d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_404da,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 81920UL,\n@@ -2746,7 +3354,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[82] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_6095,\n+\t.class_hid = BNXT_ULP_CLASS_HID_4113c,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 81928UL,\n@@ -2764,7 +3372,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[83] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5ec5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_418fa,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 90112UL,\n@@ -2782,7 +3390,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[84] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26e9,\n+\t.class_hid = BNXT_ULP_CLASS_HID_40572,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 90120UL,\n@@ -2801,7 +3409,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[85] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0711,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c09d2,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 114688UL,\n@@ -2819,7 +3427,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[86] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3869,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1634,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 114696UL,\n@@ -2838,7 +3446,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[87] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3599,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1df2,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 122880UL,\n@@ -2857,7 +3465,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[88] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_66d1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0a6a,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 122888UL,\n@@ -2877,7 +3485,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[89] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_38e7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81d35,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32768UL,\n@@ -2894,7 +3502,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[90] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_00db,\n+\t.class_hid = BNXT_ULP_CLASS_HID_809bd,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32776UL,\n@@ -2912,7 +3520,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[91] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24f3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80af3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32832UL,\n@@ -2930,7 +3538,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[92] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_55bb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_8171d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32840UL,\n@@ -2949,7 +3557,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[93] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5023,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80763,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49152UL,\n@@ -2967,7 +3575,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[94] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1817,\n+\t.class_hid = BNXT_ULP_CLASS_HID_8138d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49160UL,\n@@ -2986,7 +3594,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[95] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3bcf,\n+\t.class_hid = BNXT_ULP_CLASS_HID_814c3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49216UL,\n@@ -3005,7 +3613,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[96] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0423,\n+\t.class_hid = BNXT_ULP_CLASS_HID_8014b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49224UL,\n@@ -3025,7 +3633,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[97] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_58e3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c001f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98304UL,\n@@ -3043,7 +3651,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[98] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20d7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0c39,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98312UL,\n@@ -3062,7 +3670,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[99] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_448f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0d7f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98368UL,\n@@ -3081,7 +3689,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[100] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0ce3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1999,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98376UL,\n@@ -3101,7 +3709,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[101] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_076b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c09ef,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114688UL,\n@@ -3120,7 +3728,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[102] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3813,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1609,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114696UL,\n@@ -3140,7 +3748,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[103] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5bcb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c174f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114752UL,\n@@ -3160,7 +3768,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[104] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_243f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c03d7,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114760UL,\n@@ -3181,7 +3789,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[105] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_144b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a1e73,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163840UL,\n@@ -3199,7 +3807,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[106] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4573,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0afb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163848UL,\n@@ -3218,7 +3826,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[107] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0057,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0c31,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163904UL,\n@@ -3237,7 +3845,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[108] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_311f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a185b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163912UL,\n@@ -3257,7 +3865,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[109] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b87,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a08a1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180224UL,\n@@ -3276,7 +3884,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[110] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5c4f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a14cb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180232UL,\n@@ -3296,7 +3904,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[111] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1793,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a1601,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180288UL,\n@@ -3316,7 +3924,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[112] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_485b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0289,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180296UL,\n@@ -3337,7 +3945,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[113] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3447,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e015d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229376UL,\n@@ -3356,7 +3964,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[114] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_650f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0d47,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229384UL,\n@@ -3376,7 +3984,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[115] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2053,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0ebd,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229440UL,\n@@ -3396,7 +4004,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[116] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_511b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1aa7,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229448UL,\n@@ -3417,7 +4025,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[117] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4b83,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0b2d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245760UL,\n@@ -3437,7 +4045,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[118] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_13f7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1757,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245768UL,\n@@ -3458,7 +4066,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[119] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_37af,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e188d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245824UL,\n@@ -3479,7 +4087,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[120] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_6857,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0515,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245832UL,\n@@ -3501,7 +4109,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[121] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3d1f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_21967,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131072UL,\n@@ -3518,7 +4126,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[122] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0563,\n+\t.class_hid = BNXT_ULP_CLASS_HID_205ff,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131080UL,\n@@ -3536,7 +4144,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[123] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_290b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_20725,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131136UL,\n@@ -3554,7 +4162,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[124] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_59c3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_2135f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131144UL,\n@@ -3573,7 +4181,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[125] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5d1b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_61bfb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196608UL,\n@@ -3591,7 +4199,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[126] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_256f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_60873,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196616UL,\n@@ -3610,7 +4218,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[127] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4937,\n+\t.class_hid = BNXT_ULP_CLASS_HID_609b9,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196672UL,\n@@ -3629,7 +4237,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[128] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_111b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_615d3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196680UL,\n@@ -3649,7 +4257,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[129] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25f4b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_30a55,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393216UL,\n@@ -3667,7 +4275,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[130] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2275f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_3164f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393224UL,\n@@ -3686,7 +4294,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[131] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24b67,\n+\t.class_hid = BNXT_ULP_CLASS_HID_317b5,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393280UL,\n@@ -3705,7 +4313,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[132] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2134b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_3040d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393288UL,\n@@ -3725,7 +4333,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[133] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21683,\n+\t.class_hid = BNXT_ULP_CLASS_HID_70ca9,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458752UL,\n@@ -3744,7 +4352,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[134] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2475b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_718c3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458760UL,\n@@ -3764,7 +4372,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[135] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_202bf,\n+\t.class_hid = BNXT_ULP_CLASS_HID_71a09,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458816UL,\n@@ -3784,7 +4392,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[136] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23377,\n+\t.class_hid = BNXT_ULP_CLASS_HID_70681,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458824UL,\n@@ -3805,7 +4413,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[137] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_119db,\n+\t.class_hid = BNXT_ULP_CLASS_HID_2821d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655360UL,\n@@ -3823,7 +4431,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[138] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_14a93,\n+\t.class_hid = BNXT_ULP_CLASS_HID_28e37,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655368UL,\n@@ -3842,7 +4450,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[139] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_105f7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_28f7d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655424UL,\n@@ -3861,7 +4469,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[140] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1368f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_29b97,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655432UL,\n@@ -3881,7 +4489,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[141] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_139c7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_68491,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720896UL,\n@@ -3900,7 +4508,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[142] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1022b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_6908b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720904UL,\n@@ -3920,7 +4528,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[143] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_125f3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_691f1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720960UL,\n@@ -3940,7 +4548,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[144] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1568b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_69deb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720968UL,\n@@ -3961,7 +4569,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[145] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_33c37,\n+\t.class_hid = BNXT_ULP_CLASS_HID_3926d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917504UL,\n@@ -3980,7 +4588,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[146] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3041b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_39e87,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917512UL,\n@@ -4000,7 +4608,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[147] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_32823,\n+\t.class_hid = BNXT_ULP_CLASS_HID_38023,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917568UL,\n@@ -4020,7 +4628,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[148] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_358fb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_38c45,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917576UL,\n@@ -4041,7 +4649,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[149] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_35c33,\n+\t.class_hid = BNXT_ULP_CLASS_HID_794e1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983040UL,\n@@ -4061,7 +4669,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[150] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_32407,\n+\t.class_hid = BNXT_ULP_CLASS_HID_78179,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983048UL,\n@@ -4082,7 +4690,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[151] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3482f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_782a7,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983104UL,\n@@ -4103,7 +4711,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[152] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_31033,\n+\t.class_hid = BNXT_ULP_CLASS_HID_78ed9,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983112UL,\n@@ -4125,7 +4733,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[153] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3887,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81d05,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32768UL,\n@@ -4142,7 +4750,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[154] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_00bb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_8098d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32776UL,\n@@ -4160,7 +4768,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[155] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2493,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80ac3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32832UL,\n@@ -4178,7 +4786,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[156] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_55db,\n+\t.class_hid = BNXT_ULP_CLASS_HID_8172d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32840UL,\n@@ -4197,7 +4805,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[157] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5043,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80753,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49152UL,\n@@ -4215,7 +4823,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[158] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1877,\n+\t.class_hid = BNXT_ULP_CLASS_HID_813bd,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49160UL,\n@@ -4234,7 +4842,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[159] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3baf,\n+\t.class_hid = BNXT_ULP_CLASS_HID_814f3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49216UL,\n@@ -4253,7 +4861,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[160] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0443,\n+\t.class_hid = BNXT_ULP_CLASS_HID_8017b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49224UL,\n@@ -4273,7 +4881,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[161] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5883,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c002f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98304UL,\n@@ -4291,7 +4899,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[162] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20b7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0c09,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98312UL,\n@@ -4310,7 +4918,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[163] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_44ef,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0d4f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98368UL,\n@@ -4329,7 +4937,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[164] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0c83,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c19a9,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98376UL,\n@@ -4349,7 +4957,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[165] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_070b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c09df,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114688UL,\n@@ -4368,7 +4976,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[166] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3873,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1639,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114696UL,\n@@ -4388,7 +4996,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[167] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5bab,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c177f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114752UL,\n@@ -4408,7 +5016,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[168] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_245f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c03e7,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114760UL,\n@@ -4429,7 +5037,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[169] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_142b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a1e43,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163840UL,\n@@ -4447,7 +5055,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[170] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4513,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0acb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163848UL,\n@@ -4466,7 +5074,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[171] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0037,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0c01,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163904UL,\n@@ -4485,7 +5093,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[172] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_317f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a186b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163912UL,\n@@ -4505,7 +5113,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[173] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2be7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0891,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180224UL,\n@@ -4524,7 +5132,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[174] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5c2f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a14fb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180232UL,\n@@ -4544,7 +5152,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[175] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_17f3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a1631,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180288UL,\n@@ -4564,7 +5172,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[176] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_483b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a02b9,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180296UL,\n@@ -4585,7 +5193,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[177] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3427,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e016d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229376UL,\n@@ -4604,7 +5212,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[178] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_656f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0d77,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229384UL,\n@@ -4624,7 +5232,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[179] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2033,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0e8d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229440UL,\n@@ -4644,7 +5252,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[180] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_517b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1a97,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229448UL,\n@@ -4665,7 +5273,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[181] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4be3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0b1d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245760UL,\n@@ -4685,7 +5293,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[182] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1397,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1767,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245768UL,\n@@ -4706,7 +5314,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[183] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_37cf,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e18bd,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245824UL,\n@@ -4727,7 +5335,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[184] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_6837,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0525,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245832UL,\n@@ -4749,7 +5357,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[185] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3d7f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_21957,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131072UL,\n@@ -4766,7 +5374,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[186] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0503,\n+\t.class_hid = BNXT_ULP_CLASS_HID_205cf,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131080UL,\n@@ -4784,7 +5392,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[187] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_296b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_20715,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131136UL,\n@@ -4802,7 +5410,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[188] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_59a3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_2136f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131144UL,\n@@ -4821,7 +5429,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[189] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5d7b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_61bcb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196608UL,\n@@ -4839,7 +5447,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[190] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_250f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_60843,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196616UL,\n@@ -4858,7 +5466,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[191] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4957,\n+\t.class_hid = BNXT_ULP_CLASS_HID_60989,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196672UL,\n@@ -4877,7 +5485,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[192] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_117b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_615e3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196680UL,\n@@ -4897,7 +5505,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[193] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25f2b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_30a65,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393216UL,\n@@ -4915,7 +5523,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[194] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2273f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_3167f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393224UL,\n@@ -4934,7 +5542,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[195] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24b07,\n+\t.class_hid = BNXT_ULP_CLASS_HID_31785,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393280UL,\n@@ -4953,7 +5561,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[196] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2132b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_3043d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393288UL,\n@@ -4973,7 +5581,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[197] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_216e3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_70c99,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458752UL,\n@@ -4992,7 +5600,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[198] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2473b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_718f3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458760UL,\n@@ -5012,7 +5620,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[199] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_202df,\n+\t.class_hid = BNXT_ULP_CLASS_HID_71a39,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458816UL,\n@@ -5032,7 +5640,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[200] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23317,\n+\t.class_hid = BNXT_ULP_CLASS_HID_706b1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458824UL,\n@@ -5053,7 +5661,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[201] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_119bb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_2822d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655360UL,\n@@ -5071,7 +5679,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[202] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_14af3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_28e07,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655368UL,\n@@ -5090,7 +5698,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[203] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_10597,\n+\t.class_hid = BNXT_ULP_CLASS_HID_28f4d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655424UL,\n@@ -5109,7 +5717,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[204] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_136ef,\n+\t.class_hid = BNXT_ULP_CLASS_HID_29ba7,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655432UL,\n@@ -5129,7 +5737,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[205] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_139a7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_684a1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720896UL,\n@@ -5148,7 +5756,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[206] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1024b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_690bb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720904UL,\n@@ -5168,7 +5776,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[207] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_12593,\n+\t.class_hid = BNXT_ULP_CLASS_HID_691c1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720960UL,\n@@ -5188,7 +5796,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[208] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_156eb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_69ddb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720968UL,\n@@ -5209,7 +5817,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[209] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_33c57,\n+\t.class_hid = BNXT_ULP_CLASS_HID_3925d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917504UL,\n@@ -5228,7 +5836,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[210] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3047b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_39eb7,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917512UL,\n@@ -5248,7 +5856,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[211] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_32843,\n+\t.class_hid = BNXT_ULP_CLASS_HID_38013,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917568UL,\n@@ -5268,7 +5876,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[212] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3589b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_38c75,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917576UL,\n@@ -5289,7 +5897,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[213] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_35c53,\n+\t.class_hid = BNXT_ULP_CLASS_HID_794d1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983040UL,\n@@ -5309,7 +5917,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[214] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_32467,\n+\t.class_hid = BNXT_ULP_CLASS_HID_78149,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983048UL,\n@@ -5330,7 +5938,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[215] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3484f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_78297,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983104UL,\n@@ -5351,7 +5959,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[216] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_31053,\n+\t.class_hid = BNXT_ULP_CLASS_HID_78ee9,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983112UL,\n@@ -5373,7 +5981,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[217] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5ce1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0816,\n \t.class_tid = 1,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 4096UL,\n@@ -5387,7 +5995,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[218] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4579,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1852,\n \t.class_tid = 1,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 6144UL,\n@@ -5402,7 +6010,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[219] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1735,\n+\t.class_hid = BNXT_ULP_CLASS_HID_09f4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 16384UL,\n@@ -5416,7 +6024,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[220] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_45bd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1dd4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 24576UL,\n@@ -5431,7 +6039,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[221] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3feb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_804f1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32768UL,\n@@ -5446,7 +6054,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[222] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2bf7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81251,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32832UL,\n@@ -5462,7 +6070,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[223] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5727,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80ee1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49152UL,\n@@ -5478,7 +6086,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[224] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4333,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81c41,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49216UL,\n@@ -5495,7 +6103,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[225] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4453,\n+\t.class_hid = BNXT_ULP_CLASS_HID_2013b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131072UL,\n@@ -5510,7 +6118,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[226] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_304f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_20e9b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131136UL,\n@@ -5526,7 +6134,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[227] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_645f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_603bf,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196608UL,\n@@ -5542,7 +6150,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[228] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_504b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_6111f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196672UL,\n@@ -5559,7 +6167,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[229] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5cc1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0806,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 4096UL,\n@@ -5574,7 +6182,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[230] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4559,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1842,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 6144UL,\n@@ -5590,7 +6198,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[231] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2285,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1be6,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 12288UL,\n@@ -5606,7 +6214,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[232] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0b1d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0c80,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 14336UL,\n@@ -5623,7 +6231,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[233] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0b49,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1216,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 20480UL,\n@@ -5639,7 +6247,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[234] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5c95,\n+\t.class_hid = BNXT_ULP_CLASS_HID_02b0,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 22528UL,\n@@ -5656,7 +6264,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[235] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_39c1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0654,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 28672UL,\n@@ -5673,7 +6281,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[236] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2259,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1690,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 30720UL,\n@@ -5691,7 +6299,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[237] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1715,\n+\t.class_hid = BNXT_ULP_CLASS_HID_09e4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 16384UL,\n@@ -5706,7 +6314,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[238] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_459d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1dc4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 24576UL,\n@@ -5722,7 +6330,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[239] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_571d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80efc,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 49152UL,\n@@ -5738,7 +6346,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[240] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1cd1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80332,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 57344UL,\n@@ -5755,7 +6363,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[241] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3711,\n+\t.class_hid = BNXT_ULP_CLASS_HID_40c78,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 81920UL,\n@@ -5771,7 +6379,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[242] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_6599,\n+\t.class_hid = BNXT_ULP_CLASS_HID_400be,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 90112UL,\n@@ -5788,7 +6396,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[243] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0e55,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1170,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 114688UL,\n@@ -5805,7 +6413,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[244] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3cdd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c05b6,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 122880UL,\n@@ -5823,7 +6431,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[245] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5ca1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0836,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 4096UL,\n@@ -5838,7 +6446,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[246] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4539,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1872,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 6144UL,\n@@ -5854,7 +6462,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[247] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22e5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1bd6,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 12288UL,\n@@ -5870,7 +6478,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[248] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0b7d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0cb0,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 14336UL,\n@@ -5887,7 +6495,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[249] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0b29,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1226,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 20480UL,\n@@ -5903,7 +6511,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[250] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5cf5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0280,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 22528UL,\n@@ -5920,7 +6528,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[251] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_39a1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0664,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 28672UL,\n@@ -5937,7 +6545,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[252] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2239,\n+\t.class_hid = BNXT_ULP_CLASS_HID_16a0,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 30720UL,\n@@ -5955,7 +6563,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[253] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1775,\n+\t.class_hid = BNXT_ULP_CLASS_HID_09d4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 16384UL,\n@@ -5970,7 +6578,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[254] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_45fd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1df4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 24576UL,\n@@ -5986,7 +6594,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[255] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_577d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80ecc,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 49152UL,\n@@ -6002,7 +6610,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[256] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1cb1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80302,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 57344UL,\n@@ -6019,7 +6627,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[257] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3771,\n+\t.class_hid = BNXT_ULP_CLASS_HID_40c48,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 81920UL,\n@@ -6035,7 +6643,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[258] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_65f9,\n+\t.class_hid = BNXT_ULP_CLASS_HID_4008e,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 90112UL,\n@@ -6052,7 +6660,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[259] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0e35,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1140,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 114688UL,\n@@ -6069,7 +6677,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[260] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3cbd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0586,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 122880UL,\n@@ -6087,7 +6695,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[261] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3fcb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_804e1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32768UL,\n@@ -6103,7 +6711,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[262] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2bd7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81241,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32832UL,\n@@ -6120,7 +6728,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[263] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5707,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80ef1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49152UL,\n@@ -6137,7 +6745,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[264] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4313,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81c51,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49216UL,\n@@ -6155,7 +6763,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[265] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5fc7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c076d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98304UL,\n@@ -6172,7 +6780,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[266] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4bd3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c14cd,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98368UL,\n@@ -6190,7 +6798,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[267] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0e4f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c117d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114688UL,\n@@ -6208,7 +6816,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[268] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_632f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1edd,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114752UL,\n@@ -6227,7 +6835,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[269] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1baf,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a062f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163840UL,\n@@ -6244,7 +6852,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[270] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_07bb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a138f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163904UL,\n@@ -6262,7 +6870,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[271] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_32eb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a103f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180224UL,\n@@ -6280,7 +6888,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[272] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1ef7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a1d9f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180288UL,\n@@ -6299,7 +6907,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[273] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3bab,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e08ab,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229376UL,\n@@ -6317,7 +6925,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[274] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27b7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e160b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229440UL,\n@@ -6336,7 +6944,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[275] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_52e7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e12bb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245760UL,\n@@ -6355,7 +6963,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[276] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3ef3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0079,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245824UL,\n@@ -6375,7 +6983,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[277] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4473,\n+\t.class_hid = BNXT_ULP_CLASS_HID_2012b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131072UL,\n@@ -6391,7 +6999,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[278] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_306f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_20e8b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131136UL,\n@@ -6408,7 +7016,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[279] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_647f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_603af,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196608UL,\n@@ -6425,7 +7033,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[280] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_506b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_6110f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196672UL,\n@@ -6443,7 +7051,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[281] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_266af,\n+\t.class_hid = BNXT_ULP_CLASS_HID_311bb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393216UL,\n@@ -6460,7 +7068,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[282] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2525b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_31f1b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393280UL,\n@@ -6478,7 +7086,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[283] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21de7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_7143f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458752UL,\n@@ -6496,7 +7104,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[284] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20993,\n+\t.class_hid = BNXT_ULP_CLASS_HID_701fd,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458816UL,\n@@ -6515,7 +7123,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n \t[285] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1213f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_28963,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655360UL,\n@@ -6532,7 +7140,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[286] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_10d2b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_296c3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655424UL,\n@@ -6550,7 +7158,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[287] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1413b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_68be7,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720896UL,\n@@ -6568,7 +7176,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[288] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_12cd7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_69947,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720960UL,\n@@ -6587,7 +7195,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[289] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3436b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_399f3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917504UL,\n@@ -6605,7 +7213,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[290] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_32f07,\n+\t.class_hid = BNXT_ULP_CLASS_HID_387b1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917568UL,\n@@ -6624,7 +7232,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[291] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_36317,\n+\t.class_hid = BNXT_ULP_CLASS_HID_79c77,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983040UL,\n@@ -6643,7 +7251,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[292] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_34f03,\n+\t.class_hid = BNXT_ULP_CLASS_HID_78a35,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983104UL,\n@@ -6663,7 +7271,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_TCP_DST_PORT }\n \t},\n \t[293] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3fab,\n+\t.class_hid = BNXT_ULP_CLASS_HID_804d1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32768UL,\n@@ -6679,7 +7287,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[294] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2bb7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81271,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32832UL,\n@@ -6696,7 +7304,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[295] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5767,\n+\t.class_hid = BNXT_ULP_CLASS_HID_80ec1,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49152UL,\n@@ -6713,7 +7321,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[296] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4373,\n+\t.class_hid = BNXT_ULP_CLASS_HID_81c61,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49216UL,\n@@ -6731,7 +7339,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n \t[297] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5fa7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c075d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98304UL,\n@@ -6748,7 +7356,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[298] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4bb3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c14fd,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98368UL,\n@@ -6766,7 +7374,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[299] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0e2f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c114d,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114688UL,\n@@ -6784,7 +7392,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[300] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_634f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1eed,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114752UL,\n@@ -6803,7 +7411,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[301] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1bcf,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a061f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163840UL,\n@@ -6820,7 +7428,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[302] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_07db,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a13bf,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163904UL,\n@@ -6838,7 +7446,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[303] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_328b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a100f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180224UL,\n@@ -6856,7 +7464,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[304] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1e97,\n+\t.class_hid = BNXT_ULP_CLASS_HID_a1daf,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180288UL,\n@@ -6875,7 +7483,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[305] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3bcb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e089b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229376UL,\n@@ -6893,7 +7501,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[306] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27d7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e163b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229440UL,\n@@ -6912,7 +7520,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[307] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5287,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e128b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245760UL,\n@@ -6931,7 +7539,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[308] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3e93,\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0049,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245824UL,\n@@ -6951,7 +7559,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[309] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4413,\n+\t.class_hid = BNXT_ULP_CLASS_HID_2011b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131072UL,\n@@ -6967,7 +7575,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[310] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_300f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_20ebb,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131136UL,\n@@ -6984,7 +7592,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[311] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_641f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_6039f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196608UL,\n@@ -7001,7 +7609,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[312] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_500b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_6113f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196672UL,\n@@ -7019,7 +7627,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[313] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_266cf,\n+\t.class_hid = BNXT_ULP_CLASS_HID_3118b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393216UL,\n@@ -7036,7 +7644,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[314] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2523b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_31f2b,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393280UL,\n@@ -7054,7 +7662,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[315] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21d87,\n+\t.class_hid = BNXT_ULP_CLASS_HID_7140f,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458752UL,\n@@ -7072,7 +7680,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[316] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_209f3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_701cd,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458816UL,\n@@ -7091,7 +7699,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n \t[317] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1215f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_28953,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655360UL,\n@@ -7108,7 +7716,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[318] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_10d4b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_296f3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655424UL,\n@@ -7126,7 +7734,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[319] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1415b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_68bd7,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720896UL,\n@@ -7144,7 +7752,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[320] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_12cb7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_69977,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720960UL,\n@@ -7163,7 +7771,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[321] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3430b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_399c3,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917504UL,\n@@ -7181,7 +7789,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[322] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_32f67,\n+\t.class_hid = BNXT_ULP_CLASS_HID_38781,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917568UL,\n@@ -7200,7 +7808,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[323] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_36377,\n+\t.class_hid = BNXT_ULP_CLASS_HID_79c47,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983040UL,\n@@ -7219,7 +7827,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[324] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_34f63,\n+\t.class_hid = BNXT_ULP_CLASS_HID_78a05,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983104UL,\n@@ -7239,7 +7847,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[325] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29b5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_04a4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 8UL,\n@@ -7254,7 +7862,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_0_BITMASK_O_ETH_SMAC }\n \t},\n \t[326] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29ad,\n+\t.class_hid = BNXT_ULP_CLASS_HID_04a8,\n \t.class_tid = 1,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 8UL,\n@@ -7269,7 +7877,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_1_BITMASK_O_ETH_SMAC }\n \t},\n \t[327] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29b7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_04a5,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 8UL,\n@@ -7285,7 +7893,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_O_ETH_SMAC }\n \t},\n \t[328] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1583,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1205,\n \t.class_tid = 1,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 72UL,\n@@ -7302,7 +7910,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_2_BITMASK_OO_VLAN_VID }\n \t},\n \t[329] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29af,\n+\t.class_hid = BNXT_ULP_CLASS_HID_04a9,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 8UL,\n@@ -7318,7 +7926,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_O_ETH_SMAC }\n \t},\n \t[330] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_159b,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1209,\n \t.class_tid = 1,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 72UL,\n@@ -7335,7 +7943,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_3_BITMASK_OO_VLAN_VID }\n \t},\n \t[331] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2995,\n+\t.class_hid = BNXT_ULP_CLASS_HID_04b4,\n \t.class_tid = 1,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 8UL,\n@@ -7351,7 +7959,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_4_BITMASK_O_ETH_SMAC }\n \t},\n \t[332] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_298d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_04b8,\n \t.class_tid = 1,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 8UL,\n@@ -7367,7 +7975,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_5_BITMASK_O_ETH_SMAC }\n \t},\n \t[333] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29f5,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0484,\n \t.class_tid = 1,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 8UL,\n@@ -7383,7 +7991,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_6_BITMASK_O_ETH_SMAC }\n \t},\n \t[334] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29ed,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0488,\n \t.class_tid = 1,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 8UL,\n@@ -7399,7 +8007,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_7_BITMASK_O_ETH_SMAC }\n \t},\n \t[335] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2997,\n+\t.class_hid = BNXT_ULP_CLASS_HID_04b5,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 8UL,\n@@ -7416,7 +8024,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_O_ETH_SMAC }\n \t},\n \t[336] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_15a3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1215,\n \t.class_tid = 1,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 72UL,\n@@ -7434,7 +8042,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_8_BITMASK_OO_VLAN_VID }\n \t},\n \t[337] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_298f,\n+\t.class_hid = BNXT_ULP_CLASS_HID_04b9,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 8UL,\n@@ -7451,7 +8059,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_O_ETH_SMAC }\n \t},\n \t[338] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_15bb,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1219,\n \t.class_tid = 1,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 72UL,\n@@ -7469,7 +8077,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_9_BITMASK_OO_VLAN_VID }\n \t},\n \t[339] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29f7,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0485,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 8UL,\n@@ -7486,7 +8094,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_O_ETH_SMAC }\n \t},\n \t[340] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_15c3,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1225,\n \t.class_tid = 1,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 72UL,\n@@ -7504,7 +8112,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_10_BITMASK_OO_VLAN_VID }\n \t},\n \t[341] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29ef,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0489,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 8UL,\n@@ -7521,7 +8129,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_O_ETH_SMAC }\n \t},\n \t[342] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_15db,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1229,\n \t.class_tid = 1,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 72UL,\n@@ -7539,7 +8147,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_11_BITMASK_OO_VLAN_VID }\n \t},\n \t[343] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1151,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0226,\n \t.class_tid = 1,\n \t.hdr_sig_id = 12,\n \t.flow_sig_id = 16384UL,\n@@ -7556,7 +8164,7 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_12_BITMASK_O_IPV4_DST_ADDR }\n \t},\n \t[344] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_315d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_4045a,\n \t.class_tid = 1,\n \t.hdr_sig_id = 12,\n \t.flow_sig_id = 81920UL,\n@@ -7574,776 +8182,776 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_1_12_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[345] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3612,\n+\t.class_hid = BNXT_ULP_CLASS_HID_0daa,\n \t.class_tid = 2,\n \t.hdr_sig_id = 0,\n-\t.flow_sig_id = 81920UL,\n+\t.flow_sig_id = 20480UL,\n \t.flow_pattern_id = 0,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n \t\tBNXT_ULP_HDR_BIT_F1 |\n \t\tBNXT_ULP_HDR_BIT_O_ETH |\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_2_0_BITMASK_O_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_2_0_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[346] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_66da,\n+\t.class_hid = BNXT_ULP_CLASS_HID_11b0,\n \t.class_tid = 2,\n \t.hdr_sig_id = 0,\n-\t.flow_sig_id = 81928UL,\n+\t.flow_sig_id = 20488UL,\n \t.flow_pattern_id = 0,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n \t\tBNXT_ULP_HDR_BIT_F1 |\n \t\tBNXT_ULP_HDR_BIT_O_ETH |\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_2_0_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_2_0_BITMASK_O_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_2_0_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[347] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_243ca,\n+\t.class_hid = BNXT_ULP_CLASS_HID_403f8,\n \t.class_tid = 2,\n \t.hdr_sig_id = 1,\n-\t.flow_sig_id = 265216UL,\n-\t.flow_pattern_id = 1,\n+\t.flow_sig_id = 81920UL,\n+\t.flow_pattern_id = 0,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_F1 |\n+\t\tBNXT_ULP_HDR_BIT_O_ETH |\n \t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n-\t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[348] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20d8e,\n+\t.class_hid = BNXT_ULP_CLASS_HID_4161e,\n \t.class_tid = 2,\n \t.hdr_sig_id = 1,\n-\t.flow_sig_id = 273408UL,\n-\t.flow_pattern_id = 1,\n+\t.flow_sig_id = 81928UL,\n+\t.flow_pattern_id = 0,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_F1 |\n+\t\tBNXT_ULP_HDR_BIT_O_ETH |\n \t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n-\t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT }\n \t},\n \t[349] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e082,\n+\t.class_hid = BNXT_ULP_CLASS_HID_40439,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1313792UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 66304UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI }\n \t},\n \t[350] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ab46,\n+\t.class_hid = BNXT_ULP_CLASS_HID_41405,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1321984UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 68352UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI }\n \t},\n \t[351] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25226,\n+\t.class_hid = BNXT_ULP_CLASS_HID_51449,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 2362368UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 328448UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC }\n \t},\n \t[352] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25cea,\n+\t.class_hid = BNXT_ULP_CLASS_HID_50b33,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 2370560UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 330496UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC }\n \t},\n \t[353] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c82a,\n+\t.class_hid = BNXT_ULP_CLASS_HID_48c01,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 3410944UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 590592UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC }\n \t},\n \t[354] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f9a2,\n+\t.class_hid = BNXT_ULP_CLASS_HID_483eb,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 3419136UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 592640UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC }\n \t},\n \t[355] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23b56,\n+\t.class_hid = BNXT_ULP_CLASS_HID_5833f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 537136128UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 852736UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC }\n \t},\n \t[356] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_205da,\n+\t.class_hid = BNXT_ULP_CLASS_HID_5937b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 537144320UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 854784UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC }\n \t},\n \t[357] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d8ce,\n+\t.class_hid = BNXT_ULP_CLASS_HID_41875,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 538184704UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 134284032UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[358] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a2d2,\n+\t.class_hid = BNXT_ULP_CLASS_HID_40f5f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 538192896UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 134286080UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[359] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24a72,\n+\t.class_hid = BNXT_ULP_CLASS_HID_50f23,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 539233280UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 134546176UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[360] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25476,\n+\t.class_hid = BNXT_ULP_CLASS_HID_51f6f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 539241472UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 134548224UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[361] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c076,\n+\t.class_hid = BNXT_ULP_CLASS_HID_4875b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 540281856UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 134808320UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[362] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f1ee,\n+\t.class_hid = BNXT_ULP_CLASS_HID_49727,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 540290048UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 134810368UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[363] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20bb6,\n+\t.class_hid = BNXT_ULP_CLASS_HID_5976b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1074007040UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 135070464UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[364] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23d2e,\n+\t.class_hid = BNXT_ULP_CLASS_HID_58655,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1074015232UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 135072512UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[365] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a96e,\n+\t.class_hid = BNXT_ULP_CLASS_HID_4125f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1075055616UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 268501760UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[366] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dae6,\n+\t.class_hid = BNXT_ULP_CLASS_HID_401f9,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1075063808UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 268503808UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[367] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25af2,\n+\t.class_hid = BNXT_ULP_CLASS_HID_501cd,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1076104192UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 268763904UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[368] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24c6a,\n+\t.class_hid = BNXT_ULP_CLASS_HID_51149,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1076112384UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 268765952UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[369] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c7aa,\n+\t.class_hid = BNXT_ULP_CLASS_HID_49a67,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1077152768UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 269026048UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[370] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c26e,\n+\t.class_hid = BNXT_ULP_CLASS_HID_489c1,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1077160960UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 269028096UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[371] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_203e2,\n+\t.class_hid = BNXT_ULP_CLASS_HID_58955,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1610877952UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 269288192UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[372] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2357a,\n+\t.class_hid = BNXT_ULP_CLASS_HID_59951,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1610886144UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 269290240UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[373] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a0fa,\n+\t.class_hid = BNXT_ULP_CLASS_HID_40569,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1611926528UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 402719488UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[374] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d272,\n+\t.class_hid = BNXT_ULP_CLASS_HID_41575,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1611934720UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 402721536UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[375] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2527e,\n+\t.class_hid = BNXT_ULP_CLASS_HID_51579,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1612975104UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 402981632UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[376] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_243f6,\n+\t.class_hid = BNXT_ULP_CLASS_HID_50463,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1612983296UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 402983680UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[377] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2fff6,\n+\t.class_hid = BNXT_ULP_CLASS_HID_48d71,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1614023680UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 403243776UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[378] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e16e,\n+\t.class_hid = BNXT_ULP_CLASS_HID_49d7d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 1,\n-\t.flow_sig_id = 1614031872UL,\n+\t.hdr_sig_id = 2,\n+\t.flow_sig_id = 403245824UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[379] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2422d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_59d41,\n \t.class_tid = 2,\n \t.hdr_sig_id = 2,\n-\t.flow_sig_id = 265216UL,\n+\t.flow_sig_id = 403505920UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[380] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20c69,\n+\t.class_hid = BNXT_ULP_CLASS_HID_58c6b,\n \t.class_tid = 2,\n \t.hdr_sig_id = 2,\n-\t.flow_sig_id = 273408UL,\n+\t.flow_sig_id = 403507968UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[381] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e165,\n+\t.class_hid = BNXT_ULP_CLASS_HID_10255,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 1313792UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 265216UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8351,19 +8959,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI }\n \t},\n \t[382] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2aaa1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_11675,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 1321984UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 273408UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8371,20 +8978,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI }\n \t},\n \t[383] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_253c1,\n+\t.class_hid = BNXT_ULP_CLASS_HID_14649,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 2362368UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1313792UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8392,19 +8998,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC }\n \t},\n \t[384] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25d0d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_15a69,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 2370560UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1321984UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8412,20 +9018,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC }\n \t},\n \t[385] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c9cd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1205b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 3410944UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 2362368UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8433,20 +9039,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC }\n \t},\n \t[386] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f845,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1347b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 3419136UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 2370560UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8454,21 +9059,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC }\n \t},\n \t[387] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25afd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_16bbf,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 2147748864UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 3410944UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8476,19 +9080,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC }\n \t},\n \t[388] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22439,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1785f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 2147757056UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 3419136UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8496,20 +9101,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC }\n \t},\n \t[389] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_290f9,\n+\t.class_hid = BNXT_ULP_CLASS_HID_11551,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 2148797440UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 537136128UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8517,20 +9123,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[390] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c371,\n+\t.class_hid = BNXT_ULP_CLASS_HID_10897,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 2148805632UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 537144320UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8538,21 +9143,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[391] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24355,\n+\t.class_hid = BNXT_ULP_CLASS_HID_15955,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 2149846016UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 538184704UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8560,20 +9164,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[392] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_275dd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_14c8b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 2149854208UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 538192896UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8581,21 +9185,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[393] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e19d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_13b47,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 2150894592UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 539233280UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8603,21 +9207,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[394] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d015,\n+\t.class_hid = BNXT_ULP_CLASS_HID_12e85,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 2150902784UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 539241472UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8625,22 +9228,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[395] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2560d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_17f5b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 4295232512UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 540281856UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8648,19 +9250,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[396] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21049,\n+\t.class_hid = BNXT_ULP_CLASS_HID_17299,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 4295240704UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 540290048UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8668,20 +9272,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n \t[397] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28c09,\n+\t.class_hid = BNXT_ULP_CLASS_HID_10fe7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 4296281088UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1074007040UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8689,20 +9295,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[398] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2be89,\n+\t.class_hid = BNXT_ULP_CLASS_HID_10325,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 4296289280UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1074015232UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8710,21 +9315,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[399] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_267a9,\n+\t.class_hid = BNXT_ULP_CLASS_HID_153cb,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 4297329664UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1075055616UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8732,20 +9336,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[400] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_261ed,\n+\t.class_hid = BNXT_ULP_CLASS_HID_14709,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 4297337856UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1075063808UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8753,21 +9357,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[401] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ddad,\n+\t.class_hid = BNXT_ULP_CLASS_HID_12dc5,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 4298378240UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1076104192UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8775,21 +9379,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[402] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cc2d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1212b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 4298386432UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1076112384UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8797,22 +9400,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[403] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26edd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_171c9,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 6442716160UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1077152768UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8820,20 +9422,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[404] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22819,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1650f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 6442724352UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1077160960UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8841,21 +9444,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[405] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a4d9,\n+\t.class_hid = BNXT_ULP_CLASS_HID_10201,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 6443764736UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1610877952UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8863,21 +9467,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[406] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d759,\n+\t.class_hid = BNXT_ULP_CLASS_HID_116c1,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 6443772928UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1610886144UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8885,22 +9488,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[407] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2573d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_14605,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 6444813312UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1611926528UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8908,21 +9510,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[408] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_279bd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_15a05,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 6444821504UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1611934720UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8930,22 +9532,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[409] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f27d,\n+\t.class_hid = BNXT_ULP_CLASS_HID_12007,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 6445861888UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1612975104UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8953,22 +9555,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[410] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e4fd,\n+\t.class_hid = BNXT_ULP_CLASS_HID_13407,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 2,\n-\t.flow_sig_id = 6445870080UL,\n+\t.hdr_sig_id = 3,\n+\t.flow_sig_id = 1612983296UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -8976,23 +9577,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[411] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24fbe,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1640b,\n \t.class_tid = 2,\n \t.hdr_sig_id = 3,\n-\t.flow_sig_id = 265216UL,\n+\t.flow_sig_id = 1614023680UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -9001,18 +9601,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[412] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_201fa,\n+\t.class_hid = BNXT_ULP_CLASS_HID_1780b,\n \t.class_tid = 2,\n \t.hdr_sig_id = 3,\n-\t.flow_sig_id = 273408UL,\n+\t.flow_sig_id = 1614031872UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -9021,2224 +9624,16438 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n \t},\n \t[413] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ecf6,\n+\t.class_hid = BNXT_ULP_CLASS_HID_404b0,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1313792UL,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 66304UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI }\n \t},\n \t[414] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a732,\n+\t.class_hid = BNXT_ULP_CLASS_HID_4148c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1321984UL,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 68352UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI }\n \t},\n \t[415] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25e52,\n+\t.class_hid = BNXT_ULP_CLASS_HID_514c0,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2362368UL,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 328448UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[416] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50bba,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 330496UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[417] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48c88,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 590592UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[418] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48362,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 592640UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[419] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_583b6,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 852736UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[420] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_593f2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 854784UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[421] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41f54,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 536937216UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[422] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40fce,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 536939264UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[423] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50e02,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 537199360UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[424] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51e5e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 537201408UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[425] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_487ca,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 537461504UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[426] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49606,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 537463552UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[427] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5965a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 537723648UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[428] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58514,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 537725696UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[429] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_412c2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1073808128UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[430] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_401ac,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1073810176UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[431] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_501e0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1074070272UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[432] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_511cc,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1074072320UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[433] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4990a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1074332416UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[434] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_489e4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1074334464UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[435] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_589c8,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1074594560UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[436] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59804,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1074596608UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[437] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40404,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1610679040UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[438] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41440,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1610681088UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[439] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51484,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1610941184UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[440] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50b0e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1610943232UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[441] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48c4c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1611203328UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[442] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48306,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1611205376UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[443] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5830a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1611465472UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[444] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59346,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 4,\n+\t.flow_sig_id = 1611467520UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[445] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_102cc,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 265216UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[446] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_116ec,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 273408UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[447] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_146d0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 1313792UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[448] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15af0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 1321984UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[449] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_120c2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 2362368UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[450] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_134e2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 2370560UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[451] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16b26,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 3410944UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[452] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_178c6,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 3419136UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[453] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_115c6,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 2147748864UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[454] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10804,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 2147757056UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[455] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15822,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 2148797440UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[456] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14c60,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 2148805632UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[457] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13bd4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 2149846016UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[458] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12e12,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 2149854208UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[459] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17e30,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 2150894592UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[460] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17276,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 2150902784UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[461] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11f1a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 4295232512UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[462] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11358,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 4295240704UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[463] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14398,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 4296281088UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[464] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_157b8,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 4296289280UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[465] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13d68,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 4297329664UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[466] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_131aa,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 4297337856UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[467] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16192,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 4298378240UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[468] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_175b2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 4298386432UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[469] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_112b2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 6442716160UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[470] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_106f0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 6442724352UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[471] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15692,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 6443764736UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[472] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14ad0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 6443772928UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[473] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13080,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 6444813312UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[474] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_124c2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 6444821504UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[475] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_174e0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 6445861888UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[476] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16f22,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 5,\n+\t.flow_sig_id = 6445870080UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[477] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4025b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 66304UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[478] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41267,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 68352UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[479] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5122b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 328448UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[480] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50d51,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 330496UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[481] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48a63,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 590592UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[482] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48589,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 592640UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[483] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5855d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 852736UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[484] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59519,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 854784UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[485] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41e17,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 134284032UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[486] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4093d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 134286080UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[487] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50941,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 134546176UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[488] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5190d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 134548224UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[489] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48139,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 134808320UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[490] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49145,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 134810368UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[491] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59109,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 135070464UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[492] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58037,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 135072512UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[493] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4143d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 268501760UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[494] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4079b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 268503808UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[495] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_507af,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 268763904UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[496] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5172b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 268765952UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[497] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49c05,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 269026048UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[498] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48fa3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 269028096UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[499] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58f37,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 269288192UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[500] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59f33,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 269290240UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[501] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4030b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 402719488UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[502] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41317,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 402721536UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[503] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5131b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 402981632UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[504] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50201,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 402983680UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[505] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48b13,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 403243776UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[506] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49b1f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 403245824UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[507] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59b23,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 403505920UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[508] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58a09,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 403507968UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[509] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_419bf,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 536937216UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[510] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40925,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 536939264UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[511] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_508e9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 537199360UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[512] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_518b5,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 537201408UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[513] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48121,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 537461504UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[514] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_490ed,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 537463552UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[515] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_590b1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 537723648UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[516] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_583ff,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 537725696UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[517] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41475,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 671154944UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[518] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40473,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 671156992UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[519] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50427,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 671417088UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[520] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51763,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 671419136UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[521] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49c3d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 671679232UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[522] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48c3b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 671681280UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[523] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58f6f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 671941376UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[524] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59f2b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 671943424UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[525] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40333,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 805372672UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[526] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_412bf,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 805374720UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[527] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_512a3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 805634816UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[528] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50229,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 805636864UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[529] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48abb,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 805896960UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[530] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49aa7,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 805899008UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[531] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59a2b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 806159104UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[532] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_595b1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 806161152UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[533] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41e2f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 939590400UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[534] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40e35,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 939592448UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[535] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50939,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 939852544UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[536] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51925,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 939854592UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[537] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48631,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 940114688UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[538] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4913d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 940116736UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[539] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59121,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 940376832UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[540] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5812f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 940378880UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[541] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41429,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1073808128UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[542] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40747,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1073810176UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[543] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5070b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1074070272UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[544] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51727,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1074072320UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[545] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49fe1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1074332416UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[546] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48f0f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1074334464UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[547] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58f23,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1074594560UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[548] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59eef,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1074596608UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[549] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40347,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1208025856UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[550] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41303,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1208027904UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[551] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51247,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1208288000UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[552] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5026d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1208290048UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[553] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48b0f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1208550144UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[554] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49a4b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1208552192UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[555] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59a0f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1208812288UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[556] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58a05,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1208814336UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[557] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41983,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1342243584UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[558] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40929,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1342245632UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[559] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5092d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1342505728UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[560] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_518a9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1342507776UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[561] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48125,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1342767872UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[562] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49121,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1342769920UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[563] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59085,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1343030016UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[564] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58023,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1343032064UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[565] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41509,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1476461312UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[566] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40407,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1476463360UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[567] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5040b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1476723456UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[568] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51407,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1476725504UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[569] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49d21,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1476985600UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[570] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48c0f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1476987648UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[571] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58c03,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1477247744UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[572] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59f0f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1477249792UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[573] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_402ef,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1610679040UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[574] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_412ab,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1610681088UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[575] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5126f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1610941184UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[576] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50de5,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1610943232UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[577] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48aa7,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1611203328UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[578] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_485ed,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1611205376UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[579] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_585e1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1611465472UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[580] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_595ad,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1611467520UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[581] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41e6b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1744896768UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[582] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40961,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1744898816UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[583] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50925,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1745158912UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[584] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51961,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1745160960UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[585] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4816d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1745421056UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[586] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49129,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1745423104UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[587] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5916d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1745683200UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[588] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5806b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1745685248UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[589] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_414a1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1879114496UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[590] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4042f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1879116544UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[591] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_507a3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1879376640UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[592] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_517af,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1879378688UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[593] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49c29,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1879638784UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[594] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48fa7,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1879640832UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[595] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58fab,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1879900928UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[596] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59f27,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 1879902976UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[597] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4032f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 2013332224UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[598] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4132b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 2013334272UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[599] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5132f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 2013594368UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[600] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50225,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 2013596416UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[601] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48b27,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 2013856512UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[602] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49b23,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 2013858560UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[603] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59b27,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 2014118656UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[604] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58a2d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 6,\n+\t.flow_sig_id = 2014120704UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[605] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10437,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 265216UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[606] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11017,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 273408UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[607] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1402b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1313792UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[608] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15c0b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1321984UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[609] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12639,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2362368UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[610] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13219,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2370560UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[611] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16ddd,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3410944UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[612] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17e3d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3419136UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[613] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11333,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 537136128UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[614] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10ef5,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 537144320UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[615] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15f37,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 538184704UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[616] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14ae9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 538192896UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[617] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13d25,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 539233280UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[618] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_128e7,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 539241472UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[619] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17939,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 540281856UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[620] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_174fb,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 540290048UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[621] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10985,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1074007040UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[622] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10547,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1074015232UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[623] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_155a9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1075055616UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[624] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1416b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1075063808UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[625] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12ba7,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1076104192UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[626] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12749,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1076112384UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[627] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_177ab,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1077152768UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[628] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1636d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1077160960UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[629] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10463,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1610877952UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[630] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_110a3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1610886144UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[631] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14067,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1611926528UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[632] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15c67,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1611934720UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[633] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12665,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1612975104UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[634] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13265,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1612983296UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[635] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16269,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1614023680UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[636] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17e69,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 1614031872UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[637] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1133d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2147748864UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[638] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10eff,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2147757056UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[639] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15ed9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2148797440UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[640] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14a9b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2148805632UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[641] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13d2f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2149846016UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[642] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_128e9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2149854208UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[643] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_178cb,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2150894592UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[644] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1748d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2150902784UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[645] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_109fb,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2684619776UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[646] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_105bd,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2684627968UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[647] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_155bf,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2685668352UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[648] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14179,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2685676544UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[649] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12bed,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2686716928UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[650] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_127af,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2686725120UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[651] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_177a9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2687765504UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[652] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1636b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 2687773696UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[653] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1046d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3221490688UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[654] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1104d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3221498880UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[655] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14009,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3222539264UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[656] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15c69,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3222547456UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[657] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1260f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3223587840UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[658] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1326f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3223596032UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[659] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1622b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3224636416UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[660] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17e0b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3224644608UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[661] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11369,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3758361600UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[662] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10f2b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3758369792UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[663] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15f6d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3759410176UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[664] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14b2f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3759418368UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[665] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13d6b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3760458752UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[666] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1292d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3760466944UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[667] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1792f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3761507328UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[668] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_174e9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 3761515520UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[669] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_119e1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4295232512UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[670] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_115a3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4295240704UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[671] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14563,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4296281088UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[672] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15143,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4296289280UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[673] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13b93,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4297329664UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[674] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13751,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4297337856UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[675] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16769,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4298378240UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[676] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17349,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4298386432UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[677] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_114ab,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4832103424UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[678] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10061,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4832111616UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[679] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15063,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4833152000UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[680] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14c21,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4833160192UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[681] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13671,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4834200576UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[682] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12233,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4834208768UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[683] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17271,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4835249152UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[684] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16e33,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 4835257344UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[685] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_102c1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5368974336UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[686] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11f21,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5368982528UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[687] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14ee1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5370022912UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[688] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15ac1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5370031104UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[689] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12cc3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5371071488UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[690] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13923,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5371079680UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[691] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_168e3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5372120064UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[692] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_164a9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5372128256UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[693] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11e29,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5905845248UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[694] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_115eb,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5905853440UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[695] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_145a3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5906893824UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[696] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_151a3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5906902016UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[697] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1382b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5907942400UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[698] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_137e1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5907950592UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[699] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_167a1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5908990976UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[700] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_173a1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 5908999168UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[701] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11449,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6442716160UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[702] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1000b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6442724352UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[703] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15069,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6443764736UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[704] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14c2b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6443772928UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[705] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1367b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6444813312UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[706] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12239,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6444821504UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[707] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1721b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6445861888UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[708] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_169d9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6445870080UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[709] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1033b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6979587072UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[710] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11f3b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6979595264UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[711] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14f2b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6980635648UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[712] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15b2b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6980643840UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[713] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12d39,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6981684224UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[714] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13939,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6981692416UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[715] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_168f9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6982732800UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[716] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_164bb,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 6982740992UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[717] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_119cb,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 7516457984UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[718] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11589,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 7516466176UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[719] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14549,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 7517506560UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[720] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_151a9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 7517514752UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[721] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13bc9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 7518555136UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[722] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1378b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 7518563328UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[723] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1674b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 7519603712UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[724] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_173ab,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 7519611904UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[725] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_114a9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 8053328896UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[726] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1006b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 8053337088UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[727] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_150a9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 8054377472UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[728] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14c6b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 8054385664UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[729] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_136ab,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 8055426048UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[730] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12269,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 8055434240UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[731] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_172ab,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 8056474624UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[732] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16e69,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 7,\n+\t.flow_sig_id = 8056482816UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[733] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_402d2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 66304UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[734] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_412ee,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 68352UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[735] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_512a2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 328448UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[736] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50dd8,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 330496UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[737] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48aea,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 590592UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[738] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48500,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 592640UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[739] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_585d4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 852736UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[740] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59590,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 854784UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[741] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41936,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 536937216UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[742] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_409ac,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 536939264UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[743] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50860,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 537199360UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[744] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5183c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 537201408UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[745] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_481a8,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 537461504UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[746] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49064,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 537463552UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[747] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59038,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 537723648UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[748] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58376,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 537725696UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[749] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_414a0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1073808128UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[750] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_407ce,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1073810176UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[751] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50782,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1074070272UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[752] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_517ae,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1074072320UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[753] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49f68,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1074332416UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[754] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48f86,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1074334464UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[755] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58faa,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1074594560UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[756] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59e66,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1074596608UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[757] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40266,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1610679040UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[758] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41222,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1610681088UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[759] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_512e6,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1610941184UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[760] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50d6c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1610943232UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[761] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48a2e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1611203328UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[762] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48564,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1611205376UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[763] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58568,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1611465472UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[764] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59524,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 1611467520UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[765] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_419d8,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2147549952UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[766] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4087e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2147552000UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[767] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5080a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2147812096UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[768] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_518ce,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2147814144UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[769] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4807a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2148074240UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[770] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4900e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2148076288UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[771] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_590ca,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2148336384UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[772] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58378,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2148338432UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[773] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_414be,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2684420864UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[774] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4073c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2684422912UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[775] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_507e8,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2684683008UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[776] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_517ac,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2684685056UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[777] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49f7e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2684945152UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[778] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48fec,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2684947200UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[779] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58fa8,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2685207296UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[780] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59e7c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 2685209344UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[781] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40208,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3221291776UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[782] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_412cc,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3221293824UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[783] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51288,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3221553920UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[784] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50d2e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3221555968UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[785] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48ac8,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3221816064UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[786] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4856e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3221818112UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[787] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5852a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3222078208UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[788] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_595ce,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3222080256UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[789] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4196c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3758162688UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[790] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_409aa,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3758164736UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[791] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5086e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3758424832UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[792] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5182a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3758426880UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[793] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_481ae,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3758686976UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[794] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4906a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3758689024UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[795] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5902e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3758949120UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[796] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_580ac,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 3758951168UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[797] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40766,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4295033600UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[798] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41726,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4295035648UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[799] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_517f6,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4295295744UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[800] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5066c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4295297792UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[801] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48f3e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4295557888UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[802] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49ffe,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4295559936UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[803] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59f8e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4295820032UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[804] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58e24,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4295822080UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[805] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4126e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4831904512UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[806] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_402e4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4831906560UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[807] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_502b4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4832166656UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[808] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51d74,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4832168704UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[809] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49a26,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4832428800UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[810] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48abc,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4832430848UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[811] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5956c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4832690944UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[812] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_585ee,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 4832692992UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[813] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_409e4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5368775424UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[814] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_419a4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5368777472UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[815] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51844,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5369037568UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[816] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_508e6,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5369039616UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[817] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4918c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5369299712UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[818] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4802e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5369301760UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[819] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_580ee,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5369561856UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[820] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_590ae,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5369563904UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[821] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_404ae,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5905646336UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[822] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41766,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5905648384UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[823] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5172e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5905908480UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[824] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_507a4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5905910528UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[825] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48f66,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5906170624UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[826] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49f2e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5906172672UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[827] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59fe6,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5906432768UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[828] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58e6c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 5906434816UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[829] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4126c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6442517248UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[830] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4028e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6442519296UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[831] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50d5e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6442779392UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[832] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51d1e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6442781440UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[833] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49a2c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6443041536UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[834] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4954e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6443043584UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[835] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5951e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6443303680UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[836] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5858c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6443305728UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[837] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_409fe,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6979388160UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[838] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_419ee,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6979390208UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[839] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_519ae,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6979650304UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[840] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_508fc,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6979652352UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[841] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_491ee,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6979912448UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[842] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4802c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6979914496UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[843] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_580fc,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6980174592UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[844] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_590bc,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 6980176640UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[845] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4074c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 7516259072UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[846] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4170c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 7516261120UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[847] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5172c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 7516521216UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[848] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5064e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 7516523264UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[849] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48f0c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 7516783360UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[850] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49fcc,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 7516785408UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[851] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59fec,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 7517045504UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[852] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58e0e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 7517047552UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[853] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_413ac,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 8053129984UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[854] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_402ee,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 8053132032UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[855] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_502ae,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 8053392128UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[856] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_512ae,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 8053394176UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[857] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49a6c,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 8053654272UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[858] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48aae,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 8053656320UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[859] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58aae,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 8053916416UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[860] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_585ec,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 8,\n+\t.flow_sig_id = 8053918464UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[861] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_104ae,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 265216UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[862] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1108e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 273408UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[863] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_140b2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 1313792UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[864] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15c92,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 1321984UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[865] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_126a0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 2362368UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[866] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13280,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 2370560UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[867] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16d44,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 3410944UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[868] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17ea4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 3419136UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[869] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_113a4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 2147748864UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[870] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10e66,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 2147757056UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[871] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15e40,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 2148797440UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[872] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14a02,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 2148805632UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[873] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13db6,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 2149846016UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[874] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12870,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 2149854208UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[875] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17852,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 2150894592UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[876] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17414,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 2150902784UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR }\n+\t},\n+\t[877] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11978,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 4295232512UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[878] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1153a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 4295240704UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[879] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_145fa,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 4296281088UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[880] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_151da,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 4296289280UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[881] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13b0a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 4297329664UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[882] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_137c8,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 4297337856UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[883] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_167f0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 4298378240UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[884] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_173d0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 4298386432UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[885] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_114d0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 6442716160UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[886] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10092,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 6442724352UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[887] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_150f0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 6443764736UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[888] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14cb2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 6443772928UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[889] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_136e2,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 6444813312UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[890] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_122a0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 6444821504UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[891] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17282,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 6445861888UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[892] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16940,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 6445870080UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR }\n+\t},\n+\t[893] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11b90,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 8590199808UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[894] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11654,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 8590208000UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[895] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14618,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 8591248384UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[896] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15278,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 8591256576UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[897] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12404,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 8592296960UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[898] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13064,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 8592305152UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[899] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16028,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 8593345536UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[900] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17c08,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 8593353728UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[901] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11100,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 10737683456UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[902] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10dc4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 10737691648UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[903] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15d24,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 10738732032UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[904] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_149d0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 10738740224UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[905] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13314,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 10739780608UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[906] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12fd4,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 10739788800UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[907] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17f20,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 10740829184UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[908] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16be0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 10740837376UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[909] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11cd8,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 12885167104UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[910] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10880,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 12885175296UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[911] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_158e0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 12886215680UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[912] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_154a0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 12886223872UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[913] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13ed0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 12887264256UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[914] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12a90,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 12887272448UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[915] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16550,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 12888312832UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[916] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_176b0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 12888321024UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[917] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10bb0,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 15032650752UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[918] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10670,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 15032658944UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[919] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15650,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 15033699328UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[920] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14210,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 15033707520UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[921] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13440,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 15034747904UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[922] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12000,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 15034756096UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[923] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17060,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 15035796480UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[924] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16c20,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 15035804672UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT }\n+\t},\n+\t[925] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11511,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 17180134400UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[926] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_101d3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 17180142592UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[927] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15135,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 17181182976UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[928] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14df7,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 17181191168UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[929] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13723,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 17182231552UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[930] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_123e5,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 17182239744UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[931] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_173c7,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 17183280128UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[932] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16f89,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 17183288320UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[933] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10081,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 19327618048UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[934] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11ce1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 19327626240UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[935] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14ca5,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 19328666624UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[936] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15885,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 19328674816UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[937] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12293,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 19329715200UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[938] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13ef3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 19329723392UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[939] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16eb7,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 19330763776UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[940] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16561,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 19330771968UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[941] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10e59,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 21475101696UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[942] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11bb9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 21475109888UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[943] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14a61,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 21476150272UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[944] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14623,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 21476158464UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[945] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1286b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 21477198848UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[946] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12411,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 21477207040UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[947] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17473,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 21478247424UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[948] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16031,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 21478255616UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[949] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10531,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 23622585344UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[950] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11111,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 23622593536UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[951] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_141d1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 23623633920UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[952] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15d31,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 23623642112UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[953] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_127c3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 23624682496UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[954] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13323,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 23624690688UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[955] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_163e3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 23625731072UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[956] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17fc3,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 23625739264UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[957] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_108f5,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 25770068992UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[958] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_104b9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 25770077184UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[959] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15499,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 25771117568UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[960] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1435d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 25771125760UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[961] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12a89,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 25772166144UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[962] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12149,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 25772174336UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[963] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_176ad,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 25773214720UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[964] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16d6d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 25773222912UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[965] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10665,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 27917552640UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[966] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11245,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 27917560832UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[967] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14271,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 27918601216UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[968] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15e51,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 27918609408UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[969] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12061,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 27919649792UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[970] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13c41,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 27919657984UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[971] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16c05,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 27920698368UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[972] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17865,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 27920706560UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[973] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10d21,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 30065036288UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[974] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11901,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 30065044480UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[975] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_149c1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 30066084864UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[976] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14589,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 30066093056UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[977] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12f31,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 30067133440UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[978] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13b11,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 30067141632UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[979] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16bd9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 30068182016UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[980] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16799,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 30068190208UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[981] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11831,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 32212519936UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[982] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_114f1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 32212528128UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[983] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_144b1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 32213568512UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[984] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15091,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 32213576704UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[985] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13ac1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 32214617088UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[986] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13681,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 32214625280UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[987] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_166b1,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 32215665664UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[988] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17291,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 9,\n+\t.flow_sig_id = 32215673856UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT }\n+\t},\n+\t[989] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4007d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 66304UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[990] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41041,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 68352UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI }\n+\t},\n+\t[991] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5100d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 328448UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[992] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50f77,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 330496UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC }\n+\t},\n+\t[993] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48845,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 590592UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[994] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_487af,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 592640UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[995] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5877b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 852736UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[996] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5973f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 854784UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC }\n+\t},\n+\t[997] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41c31,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 134284032UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[998] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40b1b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 134286080UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[999] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50b67,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 134546176UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[1000] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51b2b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 134548224UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[1001] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4831f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 134808320UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[1002] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49363,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 134810368UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[1003] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5932f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 135070464UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[1004] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58211,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 135072512UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR }\n+\t},\n+\t[1005] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4161b,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 268501760UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[1006] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_405bd,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 268503808UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[1007] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50589,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 268763904UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[1008] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5150d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 268765952UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[1009] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49e23,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 269026048UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[1010] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48d85,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 269028096UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[1011] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58d11,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 269288192UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[1012] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59d15,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 269290240UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[1013] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4012d,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 402719488UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[416] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2509e,\n+\t[1014] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41131,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2370560UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 402721536UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[417] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c45e,\n+\t[1015] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5113d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3410944UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 402981632UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[418] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f5d6,\n+\t[1016] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50027,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3419136UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 402983680UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[419] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23722,\n+\t[1017] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48935,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 537136128UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 403243776UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[420] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_209ae,\n+\t[1018] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49939,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 537144320UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 403245824UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[421] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d4ba,\n+\t[1019] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59905,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 538184704UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 403505920UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[1020] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5882f,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 403507968UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR }\n+\t},\n+\t[1021] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41b99,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 536937216UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n+\t},\n+\t[1022] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40b03,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 536939264UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n+\t},\n+\t[1023] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50acf,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 537199360UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n+\t},\n+\t[1024] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51a93,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 537201408UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n+\t},\n+\t[1025] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48307,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 537461504UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n+\t},\n+\t[1026] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_492cb,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 537463552UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n+\t},\n+\t[1027] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59297,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 537723648UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n+\t},\n+\t[1028] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_581d9,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 537725696UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n+\t},\n+\t[1029] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41653,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 671154944UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n+\t},\n+\t[1030] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40655,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 671156992UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[422] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2aea6,\n+\t[1031] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50601,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 538192896UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 671417088UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[423] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24606,\n+\t[1032] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51545,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 539233280UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 671419136UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[424] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25802,\n+\t[1033] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49e1b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 539241472UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 671679232UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[425] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cc02,\n+\t[1034] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48e1d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 540281856UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 671681280UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[426] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2fd9a,\n+\t[1035] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58d49,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 540290048UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 671941376UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[427] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_207c2,\n+\t[1036] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59d0d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1074007040UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 671943424UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[428] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2315a,\n+\t[1037] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40115,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1074015232UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 805372672UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[429] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a51a,\n+\t[1038] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41099,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1075055616UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 805374720UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[430] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d692,\n+\t[1039] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51085,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1075063808UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 805634816UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[431] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25686,\n+\t[1040] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5000f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1076104192UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 805636864UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[432] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2401e,\n+\t[1041] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4889d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1076112384UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 805896960UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[433] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cbde,\n+\t[1042] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49881,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1077152768UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 805899008UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[434] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ce1a,\n+\t[1043] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5980d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1077160960UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 806159104UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[435] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20f96,\n+\t[1044] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59797,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1610877952UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 806161152UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[436] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2390e,\n+\t[1045] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41c09,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1610886144UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 939590400UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[437] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ac8e,\n+\t[1046] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40c13,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1611926528UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 939592448UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[438] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2de06,\n+\t[1047] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50b1f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1611934720UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 939852544UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[439] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25e0a,\n+\t[1048] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51b03,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1612975104UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 939854592UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[440] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24f82,\n+\t[1049] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48417,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1612983296UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 940114688UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[441] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f382,\n+\t[1050] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4931b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1614023680UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 940116736UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[442] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ed1a,\n+\t[1051] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59307,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 1614031872UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 940376832UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[443] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2576e,\n+\t[1052] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58309,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2147748864UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 940378880UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[444] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_229aa,\n+\t[1053] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4160f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2147757056UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1073808128UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[445] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29d6a,\n+\t[1054] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40561,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2148797440UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1073810176UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[446] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cee2,\n+\t[1055] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5052d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2148805632UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1074070272UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[447] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24ec6,\n+\t[1056] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51501,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2149846016UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1074072320UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[448] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2784e,\n+\t[1057] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49dc7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2149854208UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1074332416UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[449] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ec0e,\n+\t[1058] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48d29,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2150894592UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1074334464UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[450] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dd86,\n+\t[1059] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58d05,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2150902784UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1074594560UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[451] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25f22,\n+\t[1060] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59cc9,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2684619776UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1074596608UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[452] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2112e,\n+\t[1061] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40161,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2684627968UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1208025856UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[453] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2852e,\n+\t[1062] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41125,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2685668352UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1208027904UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[454] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b6a6,\n+\t[1063] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51061,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2685676544UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1208288000UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[455] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26d86,\n+\t[1064] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5004b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2686716928UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1208290048UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[456] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26002,\n+\t[1065] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48929,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2686725120UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1208550144UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[457] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2eb82,\n+\t[1066] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4986d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2687765504UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1208552192UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[458] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c50a,\n+\t[1067] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59829,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 2687773696UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1208812288UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[459] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22f82,\n+\t[1068] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58823,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3221490688UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1208814336UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[460] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2590a,\n+\t[1069] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41ba5,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3221498880UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1342243584UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[461] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ccca,\n+\t[1070] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40b0f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3222539264UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1342245632UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[462] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28706,\n+\t[1071] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50b0b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3222547456UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1342505728UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[463] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27e46,\n+\t[1072] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51a8f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3223587840UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1342507776UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[464] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26fce,\n+\t[1073] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48303,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3223596032UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1342767872UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[465] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d38e,\n+\t[1074] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49307,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3224636416UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1342769920UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[466] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d5ca,\n+\t[1075] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_592a3,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3224644608UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1343030016UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[467] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21706,\n+\t[1076] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58205,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3758361600UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1343032064UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[468] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2408e,\n+\t[1077] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4172f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3758369792UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1476461312UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[469] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b48e,\n+\t[1078] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40621,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3759410176UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1476463360UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[470] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28e8a,\n+\t[1079] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5062d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3759418368UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1476723456UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[471] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2660a,\n+\t[1080] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51621,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3760458752UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1476725504UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[472] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25782,\n+\t[1081] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49f07,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3760466944UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1476985600UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[473] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2db02,\n+\t[1082] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48e29,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3761507328UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1476987648UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[474] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dd8e,\n+\t[1083] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58e25,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 3761515520UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1477247744UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[475] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25b9e,\n+\t[1084] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59d29,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4295232512UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1477249792UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[476] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21dda,\n+\t[1085] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_400c9,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4295240704UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1610679040UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[477] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2819a,\n+\t[1086] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4108d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4296281088UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1610681088UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[478] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b31a,\n+\t[1087] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51049,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4296289280UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1610941184UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[479] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26a3a,\n+\t[1088] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50fc3,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4297329664UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1610943232UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[480] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26c7e,\n+\t[1089] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48881,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4297337856UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1611203328UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[481] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d03e,\n+\t[1090] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_487cb,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4298378240UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1611205376UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[482] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c1be,\n+\t[1091] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_587c7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4298386432UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1611465472UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[483] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2430a,\n+\t[1092] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5978b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4832103424UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1611467520UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[484] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2058e,\n+\t[1093] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41c4d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4832111616UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1744896768UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[485] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2890e,\n+\t[1094] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40b47,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4833152000UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1744898816UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[486] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ba8e,\n+\t[1095] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50b03,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4833160192UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1745158912UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[487] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_251ae,\n+\t[1096] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51b47,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4834200576UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1745160960UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[488] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2542a,\n+\t[1097] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4834b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4834208768UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1745421056UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[489] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dfaa,\n+\t[1098] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4930f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4835249152UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1745423104UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[490] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c93a,\n+\t[1099] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5934b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 4835257344UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1745683200UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[491] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_213ca,\n+\t[1100] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5824d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5368974336UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1745685248UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[492] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24d5a,\n+\t[1101] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41687,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5368982528UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1879114496UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[493] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b11a,\n+\t[1102] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40609,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5370022912UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1879116544UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[494] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28b4e,\n+\t[1103] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50585,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5370031104UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1879376640UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[495] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2624e,\n+\t[1104] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51589,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5371071488UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1879378688UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[496] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_253de,\n+\t[1105] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49e0f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5371079680UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1879638784UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[497] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c79e,\n+\t[1106] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48d81,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5372120064UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1879640832UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[498] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d9da,\n+\t[1107] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58d8d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5372128256UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1879900928UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[499] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21b1e,\n+\t[1108] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59d01,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5905845248UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 1879902976UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[500] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2350e,\n+\t[1109] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40109,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5905853440UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 2013332224UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[501] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b88e,\n+\t[1110] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4110d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5906893824UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 2013334272UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[502] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ea0e,\n+\t[1111] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51109,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5906902016UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 2013594368UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[503] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26a0a,\n+\t[1112] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50003,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5907942400UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 2013596416UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[504] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25b8a,\n+\t[1113] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48901,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5907950592UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 2013856512UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[505] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cf0a,\n+\t[1114] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49905,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5908990976UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 2013858560UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[506] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c18e,\n+\t[1115] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59901,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 5908999168UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 2014118656UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[507] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2634e,\n+\t[1116] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5880b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6442716160UL,\n+\t.hdr_sig_id = 10,\n+\t.flow_sig_id = 2014120704UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[508] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2258a,\n+\t[1117] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10619,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6442724352UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 265216UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11247,21 +26064,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI }\n \t},\n-\t[509] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a94a,\n+\t[1118] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11239,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6443764736UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 273408UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11270,21 +26084,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI }\n \t},\n-\t[510] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2daca,\n+\t[1119] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14205,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6443772928UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1313792UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11293,22 +26105,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC }\n \t},\n-\t[511] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25aae,\n+\t[1120] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15e25,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6444813312UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1321984UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11317,21 +26126,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC }\n \t},\n-\t[512] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2742e,\n+\t[1121] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12417,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6444821504UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2362368UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11340,22 +26148,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC }\n \t},\n-\t[513] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ffee,\n+\t[1122] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13037,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6445861888UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2370560UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11364,22 +26169,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC }\n \t},\n-\t[514] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e96e,\n+\t[1123] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16ff3,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6445870080UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3410944UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11388,23 +26191,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC }\n \t},\n-\t[515] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26b0a,\n+\t[1124] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17c13,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6979587072UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3419136UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11413,21 +26213,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC }\n \t},\n-\t[516] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22d0e,\n+\t[1125] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1111d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6979595264UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 537136128UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11436,22 +26236,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n-\t[517] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2910e,\n+\t[1126] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10cdb,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6980635648UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 537144320UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11460,22 +26257,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n-\t[518] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c28e,\n+\t[1127] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15d19,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6980643840UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 538184704UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11484,23 +26279,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n-\t[519] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2422a,\n+\t[1128] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_148c7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6981684224UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 538192896UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11509,22 +26301,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n-\t[520] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_273aa,\n+\t[1129] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13f0b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6981692416UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 539233280UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11533,23 +26324,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n-\t[521] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e7aa,\n+\t[1130] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12ac9,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6982732800UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 539241472UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11558,23 +26346,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n-\t[522] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d12a,\n+\t[1131] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17b17,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 6982740992UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 540281856UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11583,24 +26369,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n-\t[523] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23b8a,\n+\t[1132] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_176d5,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 7516457984UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 540290048UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11609,21 +26392,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR }\n \t},\n-\t[524] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2550a,\n+\t[1133] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10bab,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 7516466176UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1074007040UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11632,22 +26416,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[525] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d8ca,\n+\t[1134] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10769,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 7517506560UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1074015232UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11656,22 +26437,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[526] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2930e,\n+\t[1135] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15787,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 7517514752UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1075055616UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11680,23 +26459,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[527] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24a0e,\n+\t[1136] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14345,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 7518555136UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1075063808UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11705,22 +26481,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[528] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24c4a,\n+\t[1137] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12989,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 7518563328UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1076104192UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11729,23 +26504,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[529] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ef4e,\n+\t[1138] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12567,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 7519603712UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1076112384UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11754,23 +26526,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[530] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e18a,\n+\t[1139] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17585,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 7519611904UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1077152768UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11779,24 +26549,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[531] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2230e,\n+\t[1140] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16143,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 8053328896UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1077160960UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11805,22 +26572,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[532] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25c8e,\n+\t[1141] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1064d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 8053337088UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1610877952UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11829,23 +26596,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[533] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c08e,\n+\t[1142] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1128d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 8054377472UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1610886144UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11854,23 +26618,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[534] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29a8a,\n+\t[1143] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14249,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 8054385664UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1611926528UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11879,24 +26641,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[535] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2718a,\n+\t[1144] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15e49,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 8055426048UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1611934720UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11905,23 +26664,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[536] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2630a,\n+\t[1145] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1244b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 8055434240UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1612975104UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11930,24 +26688,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[537] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d70a,\n+\t[1146] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1304b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 8056474624UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1612983296UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11956,24 +26711,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[538] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e90e,\n+\t[1147] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16047,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 3,\n-\t.flow_sig_id = 8056482816UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1614023680UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -11982,25 +26735,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[539] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24e91,\n+\t[1148] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17c47,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 265216UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 1614031872UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12008,19 +26758,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR }\n \t},\n-\t[540] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_200d5,\n+\t[1149] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11113,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 273408UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2147748864UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12028,20 +26783,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[541] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2edd9,\n+\t[1150] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10cd1,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 1313792UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2147757056UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12049,20 +26804,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[542] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a61d,\n+\t[1151] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15cf7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 1321984UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2148797440UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12070,21 +26826,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[543] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25f7d,\n+\t[1152] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_148b5,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 2362368UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2148805632UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12092,20 +26848,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[544] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_251b1,\n+\t[1153] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13f01,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 2370560UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2149846016UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12113,21 +26871,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[545] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c571,\n+\t[1154] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12ac7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 3410944UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2149854208UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12135,21 +26893,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[546] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f4f9,\n+\t[1155] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17ae5,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 3419136UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2150894592UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12157,22 +26916,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[547] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25641,\n+\t[1156] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_176a3,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 2147748864UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2150902784UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12180,20 +26939,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[548] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22885,\n+\t[1157] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10bd5,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 2147757056UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2684619776UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12201,21 +26963,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[549] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29c45,\n+\t[1158] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10793,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 2148797440UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2684627968UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12223,21 +26985,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[550] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cfcd,\n+\t[1159] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15791,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 2148805632UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2685668352UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12245,22 +27008,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[551] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24fe9,\n+\t[1160] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14357,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 2149846016UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2685676544UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12268,21 +27031,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[552] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27961,\n+\t[1161] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_129c3,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 2149854208UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2686716928UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12290,22 +27055,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[553] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ed21,\n+\t[1162] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12581,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 2150894592UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2686725120UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12313,22 +27078,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[554] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dca9,\n+\t[1163] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17587,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 2150902784UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2687765504UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12336,23 +27102,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[555] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25ab1,\n+\t[1164] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16145,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 4295232512UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 2687773696UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12360,20 +27126,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[556] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21cf5,\n+\t[1165] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10643,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 4295240704UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3221490688UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12381,21 +27151,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[557] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_280b5,\n+\t[1166] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11263,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 4296281088UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3221498880UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12403,21 +27173,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[558] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b235,\n+\t[1167] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14227,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 4296289280UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3222539264UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12425,22 +27196,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[559] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26b15,\n+\t[1168] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15e47,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 4297329664UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3222547456UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12448,21 +27219,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[560] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26d51,\n+\t[1169] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12421,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 4297337856UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3223587840UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12470,22 +27243,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[561] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d111,\n+\t[1170] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13041,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 4298378240UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3223596032UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12493,22 +27266,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[562] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c091,\n+\t[1171] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16005,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 4298386432UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3224636416UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12516,23 +27290,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[563] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26261,\n+\t[1172] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17c25,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 6442716160UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3224644608UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12540,21 +27314,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[564] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_224a5,\n+\t[1173] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11147,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 6442724352UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3758361600UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12562,22 +27339,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[565] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a865,\n+\t[1174] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10d05,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 6443764736UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3758369792UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12585,22 +27362,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[566] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dbe5,\n+\t[1175] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15d43,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 6443772928UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3759410176UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12608,23 +27386,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[567] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25b81,\n+\t[1176] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14901,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 6444813312UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3759418368UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12632,22 +27410,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[568] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27501,\n+\t[1177] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13f45,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 6444821504UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3760458752UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12655,23 +27435,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[569] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2fec1,\n+\t[1178] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12b03,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 6445861888UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3760466944UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12679,23 +27459,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[570] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e841,\n+\t[1179] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17b01,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 6445870080UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3761507328UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12703,24 +27484,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[571] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24085,\n+\t[1180] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_176c7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 8590199808UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 3761515520UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12728,20 +27509,25 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[572] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21ac5,\n+\t[1181] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11bcf,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 8590208000UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4295232512UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12749,21 +27535,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[573] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28e85,\n+\t[1182] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1178d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 8591248384UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4295240704UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12771,21 +27556,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[574] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b80d,\n+\t[1183] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1474d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 8591256576UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4296281088UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12793,22 +27578,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[575] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2516d,\n+\t[1184] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1536d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 8592296960UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4296289280UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12816,21 +27600,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[576] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26ba5,\n+\t[1185] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_139bd,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 8592305152UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4297329664UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12838,22 +27623,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[577] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2df65,\n+\t[1186] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1357f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 8593345536UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4297337856UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12861,22 +27645,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[578] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ceed,\n+\t[1187] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16547,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 8593353728UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4298378240UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12884,23 +27668,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[579] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26845,\n+\t[1188] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17167,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 10737683456UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4298386432UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12908,21 +27691,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[580] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22285,\n+\t[1189] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11685,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 10737691648UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4832103424UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12930,22 +27715,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[581] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29645,\n+\t[1190] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1024f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 10738732032UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4832111616UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12953,22 +27737,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[582] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c1cd,\n+\t[1191] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1524d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 10738740224UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4833152000UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -12976,23 +27760,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[583] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2418d,\n+\t[1192] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14e0f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 10739780608UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4833160192UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13000,22 +27783,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[584] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27365,\n+\t[1193] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1345f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 10739788800UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4834200576UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13023,23 +27807,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[585] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e725,\n+\t[1194] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1201d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 10740829184UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4834208768UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13047,23 +27830,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[586] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d6ad,\n+\t[1195] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1705f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 10740837376UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4835249152UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13071,24 +27854,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[587] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25ca5,\n+\t[1196] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16c1d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 12885167104UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 4835257344UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13096,21 +27878,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[588] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_216e5,\n+\t[1197] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_100ef,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 12885175296UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5368974336UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13118,45 +27903,44 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[589] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29aa5,\n+\t[1198] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11d0f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 12886215680UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5368982528UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n \t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n-\t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[590] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b425,\n+\t[1199] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14ccf,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 12886223872UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5370022912UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13164,23 +27948,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[591] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26d05,\n+\t[1200] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_158ef,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 12887264256UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5370031104UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13188,22 +27971,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[592] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26745,\n+\t[1201] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12eed,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 12887272448UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5371071488UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13211,23 +27995,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[593] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2eb05,\n+\t[1202] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13b0d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 12888312832UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5371079680UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13235,23 +28018,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[594] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2da85,\n+\t[1203] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16acd,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 12888321024UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5372120064UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13259,24 +28042,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[595] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20cc5,\n+\t[1204] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16687,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 15032650752UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5372128256UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13284,22 +28066,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[596] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23ea5,\n+\t[1205] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11c07,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 15032658944UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5905845248UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13307,23 +28091,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[597] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a265,\n+\t[1206] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_117c5,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 15033699328UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5905853440UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13331,23 +28114,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[598] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dde5,\n+\t[1207] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1478d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 15033707520UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5906893824UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13355,24 +28138,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[599] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25da5,\n+\t[1208] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1538d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 15034747904UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5906902016UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13380,23 +28162,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[600] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24f05,\n+\t[1209] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13a05,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 15034756096UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5907942400UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13404,24 +28187,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[601] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f0c5,\n+\t[1210] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_135cf,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 15035796480UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5907950592UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13429,24 +28211,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[602] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e245,\n+\t[1211] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1658f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 15035804672UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5908990976UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13454,25 +28236,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[603] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24d8b,\n+\t[1212] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1718f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 17180134400UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 5908999168UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13480,20 +28261,25 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[604] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_207cf,\n+\t[1213] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11667,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 17180142592UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6442716160UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13501,21 +28287,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[605] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28b8f,\n+\t[1214] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10225,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 17181182976UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6442724352UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13523,21 +28309,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[606] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a517,\n+\t[1215] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15247,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 17181191168UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6443764736UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13545,22 +28332,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[607] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25277,\n+\t[1216] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14e05,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 17182231552UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6443772928UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13568,21 +28355,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[608] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_254ab,\n+\t[1217] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13455,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 17182239744UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6444813312UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13590,22 +28379,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[609] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d86b,\n+\t[1218] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12017,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 17183280128UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6444821504UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13613,22 +28402,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[610] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cbf3,\n+\t[1219] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17035,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 17183288320UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6445861888UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13636,23 +28426,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[611] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2554b,\n+\t[1220] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16bf7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 19327618048UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6445870080UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13660,21 +28450,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[612] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22f8f,\n+\t[1221] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10115,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 19327626240UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6979587072UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13682,22 +28475,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[613] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2934f,\n+\t[1222] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11d15,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 19328666624UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6979595264UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13705,22 +28498,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[614] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c2c7,\n+\t[1223] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14d05,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 19328674816UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6980635648UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13728,23 +28522,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[615] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_242e3,\n+\t[1224] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15905,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 19329715200UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6980643840UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13752,22 +28546,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[616] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27c6b,\n+\t[1225] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12f17,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 19329723392UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6981684224UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13775,23 +28571,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[617] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e02b,\n+\t[1226] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13b17,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 19330763776UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6981692416UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13799,23 +28595,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[618] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d3a3,\n+\t[1227] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16ad7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 19330771968UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6982732800UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13823,24 +28620,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[619] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_259a3,\n+\t[1228] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16695,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 21475101696UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 6982740992UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13848,21 +28645,25 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[620] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_213e7,\n+\t[1229] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11be5,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 21475109888UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 7516457984UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13870,22 +28671,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[621] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_287a7,\n+\t[1230] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_117a7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 21476150272UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 7516466176UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13893,22 +28694,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[622] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b137,\n+\t[1231] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14767,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 21476158464UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 7517506560UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13916,23 +28718,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[623] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26e17,\n+\t[1232] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15387,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 21477198848UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 7517514752UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13940,22 +28742,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[624] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26043,\n+\t[1233] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_139e7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 21477207040UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 7518555136UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13963,23 +28767,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[625] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d403,\n+\t[1234] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_135a5,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 21478247424UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 7518563328UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -13987,23 +28791,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[626] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c793,\n+\t[1235] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16565,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 21478255616UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 7519603712UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -14011,24 +28816,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[627] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20827,\n+\t[1236] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17185,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 23622585344UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 7519611904UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -14036,22 +28841,25 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[628] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23ba7,\n+\t[1237] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11687,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 23622593536UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 8053328896UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -14059,23 +28867,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[629] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2af67,\n+\t[1238] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10245,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 23623633920UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 8053337088UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -14083,23 +28891,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[630] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dee7,\n+\t[1239] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15287,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 23623642112UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 8054377472UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -14107,24 +28916,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[631] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25e83,\n+\t[1240] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14e45,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 23624682496UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 8054385664UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -14132,23 +28941,25 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[632] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24803,\n+\t[1241] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13485,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 23624690688UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 8055426048UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -14156,24 +28967,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[633] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2fdc3,\n+\t[1242] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12047,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 23625731072UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 8055434240UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -14181,24 +28992,25 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[634] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ef43,\n+\t[1243] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17085,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 23625739264UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 8056474624UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -14206,25 +29018,25 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[635] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_247bf,\n+\t[1244] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16c47,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 25770068992UL,\n+\t.hdr_sig_id = 11,\n+\t.flow_sig_id = 8056482816UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -14232,3007 +29044,3034 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[636] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_219ff,\n+\t[1245] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_400f4,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 25770077184UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 66304UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI }\n \t},\n-\t[637] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28dbf,\n+\t[1246] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_410c8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 25771117568UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 68352UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI }\n \t},\n-\t[638] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2bf07,\n+\t[1247] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51084,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 25771125760UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 328448UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC }\n \t},\n-\t[639] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25467,\n+\t[1248] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50ffe,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 25772166144UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 330496UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC }\n \t},\n-\t[640] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26e5f,\n+\t[1249] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_488cc,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 25772174336UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 590592UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC }\n \t},\n-\t[641] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d21f,\n+\t[1250] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48726,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 25773214720UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 592640UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC }\n \t},\n-\t[642] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cde7,\n+\t[1251] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_587f2,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 25773222912UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 852736UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC }\n \t},\n-\t[643] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26f6f,\n+\t[1252] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_597b6,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 27917552640UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 854784UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC }\n \t},\n-\t[644] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_221af,\n+\t[1253] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41b10,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 27917560832UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 536937216UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[645] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2956f,\n+\t[1254] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40b8a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 27918601216UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 536939264UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[646] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c4c7,\n+\t[1255] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50a46,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 27918609408UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 537199360UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[647] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24487,\n+\t[1256] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51a1a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 27919649792UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 537201408UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[648] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2760f,\n+\t[1257] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4838e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 27919657984UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 537461504UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[649] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2fbcf,\n+\t[1258] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49242,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 27920698368UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 537463552UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[650] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d5a7,\n+\t[1259] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5921e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 27920706560UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 537723648UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[651] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25357,\n+\t[1260] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58150,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 30065036288UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 537725696UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[652] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21597,\n+\t[1261] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41686,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 30065044480UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1073808128UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[653] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29957,\n+\t[1262] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_405e8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 30066084864UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1073810176UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[654] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cb27,\n+\t[1263] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_505a4,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 30066093056UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1074070272UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[655] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_248f7,\n+\t[1264] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51588,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 30067133440UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1074072320UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[656] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27a77,\n+\t[1265] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49d4e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 30067141632UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1074332416UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[657] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ee37,\n+\t[1266] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48da0,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 30068182016UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1074334464UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[658] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d987,\n+\t[1267] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58d8c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 30068190208UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1074594560UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[659] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_203c7,\n+\t[1268] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59c40,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 32212519936UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1074596608UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[660] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23d47,\n+\t[1269] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40040,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 32212528128UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1610679040UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[661] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a107,\n+\t[1270] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41004,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 32213568512UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1610681088UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[662] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d0e7,\n+\t[1271] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_510c0,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 32213576704UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1610941184UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[663] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_250a7,\n+\t[1272] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50f4a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 32214617088UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1610943232UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[664] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24227,\n+\t[1273] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48808,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 32214625280UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1611203328UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[665] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f7e7,\n+\t[1274] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48742,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 32215665664UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1611205376UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[666] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c827,\n+\t[1275] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5874e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 4,\n-\t.flow_sig_id = 32215673856UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1611465472UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_TCP |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[667] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25422,\n+\t[1276] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59702,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 265216UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 1611467520UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[668] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21a66,\n+\t[1277] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41bfe,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 273408UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2147549952UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[669] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f76a,\n+\t[1278] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40a58,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1313792UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2147552000UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[670] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2bcae,\n+\t[1279] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50a2c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1321984UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2147812096UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[671] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_245ce,\n+\t[1280] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51ae8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2362368UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2147814144UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[672] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24b02,\n+\t[1281] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4825c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2370560UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2148074240UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[673] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dfc2,\n+\t[1282] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49228,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3410944UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2148076288UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[674] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ee4a,\n+\t[1283] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_592ec,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3419136UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2148336384UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[675] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22cbe,\n+\t[1284] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5815e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 537136128UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2148338432UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[676] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21232,\n+\t[1285] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41698,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 537144320UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2684420864UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[677] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cf26,\n+\t[1286] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4051a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 538184704UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2684422912UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[678] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b53a,\n+\t[1287] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_505ce,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 538192896UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2684683008UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[679] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25d9a,\n+\t[1288] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5158a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 539233280UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2684685056UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[680] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2439e,\n+\t[1289] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49d58,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 539241472UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2684945152UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[681] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d79e,\n+\t[1290] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48dca,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 540281856UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2684947200UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[682] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e606,\n+\t[1291] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58d8e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 540290048UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2685207296UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[683] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21c5e,\n+\t[1292] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59c5a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1074007040UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 2685209344UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[684] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22ac6,\n+\t[1293] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4002e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1074015232UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3221291776UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[685] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2be86,\n+\t[1294] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_410ea,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1075055616UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3221293824UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[686] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cd0e,\n+\t[1295] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_510ae,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1075063808UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3221553920UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[687] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24d1a,\n+\t[1296] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50f08,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1076104192UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3221555968UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[688] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25b82,\n+\t[1297] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_488ee,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1076112384UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3221816064UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[689] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d042,\n+\t[1298] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48748,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1077152768UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3221818112UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[690] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d586,\n+\t[1299] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5870c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1077160960UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3222078208UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[691] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2140a,\n+\t[1300] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_597e8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1610877952UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3222080256UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[692] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22292,\n+\t[1301] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41b4a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1610886144UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3758162688UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[693] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b712,\n+\t[1302] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40b8c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1611926528UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3758164736UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[694] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c59a,\n+\t[1303] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50a48,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1611934720UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3758424832UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[695] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24596,\n+\t[1304] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51a0c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1612975104UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3758426880UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[696] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2541e,\n+\t[1305] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48388,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1612983296UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3758686976UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[697] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e81e,\n+\t[1306] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4924c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1614023680UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3758689024UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[698] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f686,\n+\t[1307] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59208,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 1614031872UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3758949120UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[699] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24cf2,\n+\t[1308] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5828a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2147748864UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 3758951168UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[700] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23236,\n+\t[1309] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40540,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2147757056UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4295033600UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[701] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_286f6,\n+\t[1310] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41500,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2148797440UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4295035648UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[702] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d57e,\n+\t[1311] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_515d0,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2148805632UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4295295744UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[703] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2555a,\n+\t[1312] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5044a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2149846016UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4295297792UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[704] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_263d2,\n+\t[1313] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48d18,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2149854208UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4295557888UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[705] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f792,\n+\t[1314] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49dd8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2150894592UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4295559936UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[706] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c61a,\n+\t[1315] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59da8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2150902784UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4295820032UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[707] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_244be,\n+\t[1316] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58c02,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2684619776UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4295822080UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[708] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20ab2,\n+\t[1317] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41048,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2684627968UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4831904512UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[709] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29eb2,\n+\t[1318] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_400c2,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2685668352UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4831906560UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n-\t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[710] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ad3a,\n+\t[1319] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50092,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2685676544UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4832166656UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[711] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2761a,\n+\t[1320] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51f52,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2686716928UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4832168704UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[712] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27b9e,\n+\t[1321] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49800,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2686725120UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4832428800UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[713] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f01e,\n+\t[1322] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4889a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2687765504UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4832430848UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[714] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2de96,\n+\t[1323] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5974a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 2687773696UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4832690944UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[715] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2341e,\n+\t[1324] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_587c8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3221490688UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 4832692992UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[716] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24296,\n+\t[1325] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40bc2,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3221498880UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5368775424UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[717] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d756,\n+\t[1326] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41b82,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3222539264UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5368777472UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[718] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29c9a,\n+\t[1327] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51a62,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3222547456UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5369037568UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[719] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_265da,\n+\t[1328] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50ac0,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3223587840UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5369039616UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[720] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27452,\n+\t[1329] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_493aa,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3223596032UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5369299712UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[721] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c812,\n+\t[1330] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48208,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3224636416UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5369301760UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[722] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ce56,\n+\t[1331] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_582c8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3224644608UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5369561856UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[723] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20c9a,\n+\t[1332] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59288,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3758361600UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5369563904UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[724] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25b12,\n+\t[1333] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40688,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3758369792UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5905646336UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[725] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2af12,\n+\t[1334] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41540,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3759410176UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5905648384UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[726] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29516,\n+\t[1335] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51508,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3759418368UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5905908480UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[727] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27d96,\n+\t[1336] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50582,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3760458752UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5905910528UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[728] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24c1e,\n+\t[1337] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48d40,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3760466944UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5906170624UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[729] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c09e,\n+\t[1338] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49d08,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3761507328UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5906172672UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[730] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c612,\n+\t[1339] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59dc0,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 3761515520UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5906432768UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[731] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24002,\n+\t[1340] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58c4a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4295232512UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 5906434816UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[732] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20646,\n+\t[1341] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4104a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4295240704UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6442517248UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[733] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29a06,\n+\t[1342] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_400a8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4296281088UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6442519296UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[734] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a886,\n+\t[1343] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50f78,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4296289280UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6442779392UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[735] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_271a6,\n+\t[1344] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51f38,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4297329664UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6442781440UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[736] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_277e2,\n+\t[1345] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4980a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4297337856UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6443041536UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[737] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cba2,\n+\t[1346] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49768,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4298378240UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6443043584UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[738] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2da22,\n+\t[1347] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59738,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4298386432UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6443303680UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[739] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25896,\n+\t[1348] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_587aa,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4832103424UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6443305728UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[740] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21e12,\n+\t[1349] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40bd8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4832111616UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6979388160UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[741] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29292,\n+\t[1350] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41bc8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4833152000UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6979390208UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[742] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a112,\n+\t[1351] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51b88,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4833160192UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6979650304UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[743] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24a32,\n+\t[1352] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50ada,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4834200576UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6979652352UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[744] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24fb6,\n+\t[1353] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_493c8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4834208768UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6979912448UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[745] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c436,\n+\t[1354] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4820a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4835249152UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6979914496UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[746] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d2a6,\n+\t[1355] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_582da,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 4835257344UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6980174592UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[747] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20856,\n+\t[1356] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5929a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5368974336UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 6980176640UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[748] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_256c6,\n+\t[1357] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4056a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5368982528UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 7516259072UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[749] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2aa86,\n+\t[1358] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4152a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5370022912UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 7516261120UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n+\t},\n+\t[1359] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5150a,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 7516521216UL,\n+\t.flow_pattern_id = 1,\n+\t.app_sig = 0,\n+\t.hdr_sig = { .bits =\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_O_UDP |\n+\t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n+\t\tBNXT_ULP_HDR_BIT_I_ETH |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n+\t.field_sig = { .bits =\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[750] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_290d2,\n+\t[1360] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50468,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5370031104UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 7516523264UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[751] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_279d2,\n+\t[1361] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48d2a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5371071488UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 7516783360UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[752] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24842,\n+\t[1362] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49dea,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5371079680UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 7516785408UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[753] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dc02,\n+\t[1363] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59dca,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5372120064UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 7517045504UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[754] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c246,\n+\t[1364] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58c28,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5372128256UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 7517047552UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[755] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20082,\n+\t[1365] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4118a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5905845248UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 8053129984UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[756] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22e92,\n+\t[1366] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_400c8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5905853440UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 8053132032UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[757] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a312,\n+\t[1367] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50088,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5906893824UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 8053392128UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[758] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f192,\n+\t[1368] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51088,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5906902016UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 8053394176UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[759] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27196,\n+\t[1369] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4984a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5907942400UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 8053654272UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[760] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24016,\n+\t[1370] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48888,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5907950592UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 8053656320UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[761] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d496,\n+\t[1371] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58888,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5908990976UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 8053916416UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[762] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2da12,\n+\t[1372] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_587ca,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 5908999168UL,\n+\t.hdr_sig_id = 12,\n+\t.flow_sig_id = 8053918464UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[763] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_278d2,\n+\t[1373] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10690,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6442716160UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 265216UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17240,21 +32079,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI }\n \t},\n-\t[764] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23e16,\n+\t[1374] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_112b0,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6442724352UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 273408UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17262,22 +32099,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI }\n \t},\n-\t[765] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b2d6,\n+\t[1375] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1428c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6443764736UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 1313792UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17285,22 +32120,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC }\n \t},\n-\t[766] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c156,\n+\t[1376] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15eac,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6443772928UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 1321984UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17308,23 +32141,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC }\n \t},\n-\t[767] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24132,\n+\t[1377] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1249e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6444813312UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 2362368UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17332,22 +32163,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC }\n \t},\n-\t[768] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26fb2,\n+\t[1378] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_130be,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6444821504UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 2370560UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17355,23 +32184,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC }\n \t},\n-\t[769] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e472,\n+\t[1379] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16f7a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6445861888UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 3410944UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17379,23 +32206,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC }\n \t},\n-\t[770] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f2f2,\n+\t[1380] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17c9a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6445870080UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 3419136UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17403,24 +32228,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC }\n \t},\n-\t[771] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27096,\n+\t[1381] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1119a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6979587072UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 2147748864UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17428,22 +32251,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[772] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23692,\n+\t[1382] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10c58,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6979595264UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 2147757056UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17451,23 +32272,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[773] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28a92,\n+\t[1383] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15c7e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6980635648UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 2148797440UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17475,23 +32294,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[774] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d912,\n+\t[1384] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1483c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6980643840UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 2148805632UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17499,24 +32316,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[775] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_259b6,\n+\t[1385] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13f88,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6981684224UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 2149846016UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17524,23 +32339,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[776] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26836,\n+\t[1386] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12a4e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6981692416UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 2149854208UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17548,24 +32361,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[777] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2fc36,\n+\t[1387] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17a6c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6982732800UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 2150894592UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17573,24 +32384,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[778] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cab6,\n+\t[1388] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1762a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 6982740992UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 2150902784UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17598,25 +32407,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[779] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22016,\n+\t[1389] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11b46,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 7516457984UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 4295232512UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17624,22 +32431,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[780] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24e96,\n+\t[1390] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11704,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 7516466176UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 4295240704UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17647,23 +32452,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[781] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c356,\n+\t[1391] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_147c4,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 7517506560UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 4296281088UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17671,23 +32474,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[782] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28892,\n+\t[1392] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_153e4,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 7517514752UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 4296289280UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17695,24 +32496,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[783] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25192,\n+\t[1393] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13934,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 7518555136UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 4297329664UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17720,23 +32519,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[784] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_257d6,\n+\t[1394] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_135f6,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 7518563328UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 4297337856UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17744,24 +32541,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[785] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f4d2,\n+\t[1395] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_165ce,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 7519603712UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 4298378240UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17769,24 +32564,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[786] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2fa16,\n+\t[1396] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_171ee,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 7519611904UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 4298386432UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17794,25 +32587,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[787] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23892,\n+\t[1397] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_116ee,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 8053328896UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 6442716160UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17820,23 +32611,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[788] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24712,\n+\t[1398] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_102ac,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 8053337088UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 6442724352UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17844,24 +32633,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[789] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2db12,\n+\t[1399] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_152ce,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 8054377472UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 6443764736UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17869,24 +32656,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[790] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28116,\n+\t[1400] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14e8c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 8054385664UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 6443772928UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17894,25 +32679,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[791] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26a16,\n+\t[1401] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_134dc,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 8055426048UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 6444813312UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17920,24 +32703,22 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[792] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27896,\n+\t[1402] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1209e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 8055434240UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 6444821504UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17945,25 +32726,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[793] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cc96,\n+\t[1403] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_170bc,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 8056474624UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 6445861888UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17971,25 +32750,23 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[794] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f292,\n+\t[1404] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16b7e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 5,\n-\t.flow_sig_id = 8056482816UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 6445870080UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -17997,26 +32774,24 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n-\t\tBNXT_ULP_HDR_BIT_I_IPV6 |\n+\t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[795] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24b05,\n+\t[1405] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_119ae,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 265216UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 8590199808UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18028,15 +32803,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[796] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20541,\n+\t[1406] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1146a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 273408UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 8590208000UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18048,16 +32824,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[797] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e84d,\n+\t[1407] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14426,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 1313792UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 8591248384UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18069,16 +32846,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[798] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a389,\n+\t[1408] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15046,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 1321984UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 8591256576UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18090,17 +32868,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[799] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25ae9,\n+\t[1409] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1263a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 2362368UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 8592296960UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18112,16 +32891,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[800] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25425,\n+\t[1410] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1325a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 2370560UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 8592305152UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18133,17 +32913,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[801] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c0e5,\n+\t[1411] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16216,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 3410944UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 8593345536UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18155,17 +32936,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[802] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f16d,\n+\t[1412] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17e36,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 3419136UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 8593353728UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18177,18 +32959,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[803] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_253d5,\n+\t[1413] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1133e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 2147748864UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 10737683456UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18200,16 +32983,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[804] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22d11,\n+\t[1414] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10ffa,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 2147757056UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 10737691648UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18221,17 +33005,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[805] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_299d1,\n+\t[1415] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15f1a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 2148797440UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 10738732032UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18243,17 +33028,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[806] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ca59,\n+\t[1416] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14bee,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 2148805632UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 10738740224UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18265,18 +33051,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[807] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24a7d,\n+\t[1417] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1312a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 2149846016UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 10739780608UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18288,17 +33075,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[808] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27cf5,\n+\t[1418] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12dea,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 2149854208UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 10739788800UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18310,18 +33098,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[809] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e8b5,\n+\t[1419] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17d1e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 2150894592UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 10740829184UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18333,18 +33122,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[810] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d93d,\n+\t[1420] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_169de,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 2150902784UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 10740837376UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18356,19 +33146,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[811] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25f25,\n+\t[1421] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11ee6,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 4295232512UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 12885167104UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18380,16 +33171,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[812] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21961,\n+\t[1422] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10abe,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 4295240704UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 12885175296UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18401,17 +33193,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[813] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28521,\n+\t[1423] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15ade,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 4296281088UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 12886215680UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18423,17 +33216,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[814] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b7a1,\n+\t[1424] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1569e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 4296289280UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 12886223872UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18445,18 +33239,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[815] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26e81,\n+\t[1425] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13cee,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 4297329664UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 12887264256UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18468,17 +33263,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[816] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_268c5,\n+\t[1426] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_128ae,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 4297337856UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 12887272448UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18490,18 +33286,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[817] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d485,\n+\t[1427] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1676e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 4298378240UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 12888312832UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18513,18 +33310,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[818] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c505,\n+\t[1428] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1748e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 4298386432UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 12888321024UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18536,19 +33334,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[819] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_267f5,\n+\t[1429] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1098e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 6442716160UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 15032650752UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18560,17 +33359,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[820] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22131,\n+\t[1430] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1044e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 6442724352UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 15032658944UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18582,18 +33382,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[821] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2adf1,\n+\t[1431] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1546e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 6443764736UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 15033699328UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18605,18 +33406,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[822] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2de71,\n+\t[1432] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1402e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 6443772928UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 15033707520UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18628,19 +33430,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[823] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25e15,\n+\t[1433] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1367e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 6444813312UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 15034747904UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18652,18 +33455,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[824] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27095,\n+\t[1434] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1223e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 6444821504UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 15034756096UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18675,19 +33479,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[825] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2fb55,\n+\t[1435] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1725e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 6445861888UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 15035796480UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18699,19 +33504,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[826] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2edd5,\n+\t[1436] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16e1e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 6445870080UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 15035804672UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18723,20 +33529,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT }\n \t},\n-\t[827] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24511,\n+\t[1437] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1172f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 8590199808UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 17180134400UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18748,16 +33555,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[828] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21f51,\n+\t[1438] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_103ed,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 8590208000UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 17180142592UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18769,17 +33576,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[829] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28b11,\n+\t[1439] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1530b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 8591248384UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 17181182976UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18791,17 +33598,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[830] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2bd99,\n+\t[1440] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14fc9,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 8591256576UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 17181191168UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18813,18 +33620,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[831] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_254f9,\n+\t[1441] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1351d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 8592296960UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 17182231552UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18836,17 +33643,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[832] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26e31,\n+\t[1442] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_121db,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 8592305152UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 17182239744UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18858,18 +33665,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[833] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2daf1,\n+\t[1443] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_171f9,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 8593345536UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 17183280128UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18881,18 +33688,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[834] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cb79,\n+\t[1444] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16db7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 8593353728UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 17183288320UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18904,19 +33711,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[835] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26dd1,\n+\t[1445] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_102bf,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 10737683456UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 19327618048UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18928,17 +33735,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[836] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22711,\n+\t[1446] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11edf,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 10737691648UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 19327626240UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18950,18 +33757,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[837] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_293d1,\n+\t[1447] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14e9b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 10738732032UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 19328666624UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18973,18 +33780,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[838] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c459,\n+\t[1448] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15abb,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 10738740224UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 19328674816UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -18996,19 +33803,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[839] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24419,\n+\t[1449] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_120ad,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 10739780608UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 19329715200UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19020,18 +33827,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[840] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_276f1,\n+\t[1450] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13ccd,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 10739788800UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 19329723392UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19043,19 +33850,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[841] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e2b1,\n+\t[1451] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16c89,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 10740829184UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 19330763776UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19067,19 +33874,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[842] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d339,\n+\t[1452] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1675f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 10740837376UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 19330771968UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19091,20 +33898,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[843] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25931,\n+\t[1453] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10c67,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 12885167104UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 21475101696UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19116,17 +33923,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[844] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21371,\n+\t[1454] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11987,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 12885175296UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 21475109888UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19138,18 +33945,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[845] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29f31,\n+\t[1455] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1485f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 12886215680UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 21476150272UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19161,18 +33968,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[846] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b1b1,\n+\t[1456] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1441d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 12886223872UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 21476158464UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19184,19 +33991,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[847] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26891,\n+\t[1457] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12a55,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 12887264256UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 21477198848UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19208,18 +34015,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[848] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_262d1,\n+\t[1458] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1262f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 12887272448UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 21477207040UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19231,19 +34038,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[849] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ee91,\n+\t[1459] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1764d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 12888312832UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 21478247424UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19255,19 +34062,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[850] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2df11,\n+\t[1460] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1620f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 12888321024UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 21478255616UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19279,20 +34086,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[851] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20951,\n+\t[1461] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1070f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 15032650752UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 23622585344UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19304,18 +34111,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[852] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23b31,\n+\t[1462] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1132f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 15032658944UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 23622593536UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19327,19 +34134,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[853] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a7f1,\n+\t[1463] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_143ef,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 15033699328UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 23623633920UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19351,19 +34158,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[854] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d871,\n+\t[1464] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15f0f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 15033707520UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 23623642112UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19375,20 +34182,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[855] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25831,\n+\t[1465] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_125fd,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 15034747904UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 23624682496UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19400,19 +34207,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[856] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24a91,\n+\t[1466] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1311d,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 15034756096UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 23624690688UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19424,20 +34231,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[857] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f551,\n+\t[1467] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_161dd,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 15035796480UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 23625731072UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19449,20 +34256,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[858] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e7d1,\n+\t[1468] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17dfd,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 15035804672UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 23625739264UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19474,21 +34281,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[859] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2481f,\n+\t[1469] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10acb,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 17180134400UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 25770068992UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19500,16 +34307,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[860] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2025b,\n+\t[1470] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10687,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 17180142592UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 25770077184UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19521,17 +34329,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[861] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28e1b,\n+\t[1471] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_156a7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 17181182976UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 25771117568UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19543,17 +34352,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[862] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a083,\n+\t[1472] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14163,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 17181191168UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 25771125760UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19565,18 +34375,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[863] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_257e3,\n+\t[1473] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_128b7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 17182231552UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 25772166144UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19588,17 +34399,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[864] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2513f,\n+\t[1474] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12377,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 17182239744UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 25772174336UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19610,18 +34422,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[865] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ddff,\n+\t[1475] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17493,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 17183280128UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 25773214720UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19633,18 +34446,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[866] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ce67,\n+\t[1476] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16f53,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 17183288320UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 25773222912UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19656,19 +34470,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[867] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_250df,\n+\t[1477] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1045b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 19327618048UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 27917552640UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19680,17 +34495,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[868] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22a1b,\n+\t[1478] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1107b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 19327626240UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 27917560832UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19702,18 +34518,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[869] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_296db,\n+\t[1479] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1404f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 19328666624UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 27918601216UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19725,18 +34542,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[870] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c753,\n+\t[1480] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15c6f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 19328674816UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 27918609408UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19748,19 +34566,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[871] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24777,\n+\t[1481] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1225f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 19329715200UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 27919649792UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19772,18 +34591,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[872] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_279ff,\n+\t[1482] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13e7f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 19329723392UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 27919657984UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19795,19 +34615,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[873] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e5bf,\n+\t[1483] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16e3b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 19330763776UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 27920698368UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19819,19 +34640,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[874] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d637,\n+\t[1484] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17a5b,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 19330771968UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 27920706560UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19843,20 +34665,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[875] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25c37,\n+\t[1485] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10f1f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 21475101696UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 30065036288UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19868,17 +34691,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[876] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21673,\n+\t[1486] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11b3f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 21475109888UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 30065044480UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19890,18 +34714,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[877] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28233,\n+\t[1487] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14bff,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 21476150272UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 30066084864UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19913,18 +34738,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[878] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b4a3,\n+\t[1488] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_147b7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 21476158464UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 30066093056UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19936,19 +34762,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[879] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26b83,\n+\t[1489] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12d0f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 21477198848UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 30067133440UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19960,18 +34787,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[880] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_265d7,\n+\t[1490] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1392f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 21477207040UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 30067141632UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -19983,19 +34811,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[881] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d197,\n+\t[1491] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_169e7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 21478247424UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 30068182016UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -20007,19 +34836,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[882] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c207,\n+\t[1492] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_165a7,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 21478255616UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 30068190208UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -20031,20 +34861,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[883] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20db3,\n+\t[1493] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11a0f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 23622585344UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 32212519936UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -20056,18 +34887,19 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[884] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23e33,\n+\t[1494] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_116cf,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 23622593536UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 32212528128UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -20079,19 +34911,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[885] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2aaf3,\n+\t[1495] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1468f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 23623633920UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 32213568512UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -20103,19 +34936,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[886] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2db73,\n+\t[1496] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_152af,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 23623642112UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 32213576704UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -20127,20 +34961,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[887] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25b17,\n+\t[1497] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_138ff,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 23624682496UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 32214617088UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -20152,19 +34987,20 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[888] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24d97,\n+\t[1498] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_134bf,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 23624690688UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 32214625280UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -20176,20 +35012,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[889] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f857,\n+\t[1499] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1648f,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 23625731072UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 32215665664UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -20201,20 +35038,21 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[890] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ead7,\n+\t[1500] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_170af,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 23625739264UL,\n+\t.hdr_sig_id = 13,\n+\t.flow_sig_id = 32215673856UL,\n \t.flow_pattern_id = 1,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n@@ -20226,804 +35064,741 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_UDP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT |\n+\t\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT }\n \t},\n-\t[891] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2422b,\n+\t[1501] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40c38,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 25770068992UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 66304UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI }\n \t},\n-\t[892] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21c6b,\n+\t[1502] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41c04,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 25770077184UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 68352UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI }\n \t},\n-\t[893] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2882b,\n+\t[1503] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51c48,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 25771117568UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 328448UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC }\n \t},\n-\t[894] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ba93,\n+\t[1504] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50332,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 25771125760UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 330496UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC }\n \t},\n-\t[895] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_251f3,\n+\t[1505] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48400,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 25772166144UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 590592UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC }\n \t},\n-\t[896] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26bcb,\n+\t[1506] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48bea,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 25772174336UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 592640UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC }\n \t},\n-\t[897] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d78b,\n+\t[1507] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58b3e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 25773214720UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 852736UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC }\n \t},\n-\t[898] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c873,\n+\t[1508] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59b7a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 25773222912UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 854784UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC }\n \t},\n-\t[899] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26afb,\n+\t[1509] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_417dc,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 27917552640UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 536937216UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[900] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2243b,\n+\t[1510] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40746,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 27917560832UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 536939264UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[901] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_290fb,\n+\t[1511] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5068a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 27918601216UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 537199360UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[902] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c153,\n+\t[1512] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_516d6,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 27918609408UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 537201408UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[903] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24113,\n+\t[1513] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48f42,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 27919649792UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 537461504UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[904] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2739b,\n-\t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 27919657984UL,\n-\t.flow_pattern_id = 1,\n+\t[1514] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49e8e,\n+\t.class_tid = 2,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 537463552UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[905] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2fe5b,\n+\t[1515] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59ed2,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 27920698368UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 537723648UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[906] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d033,\n+\t[1516] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58d9c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 27920706560UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 537725696UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[907] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_256c3,\n+\t[1517] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41a4a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 30065036288UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1073808128UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[908] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21003,\n+\t[1518] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40924,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 30065044480UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1073810176UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[909] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29cc3,\n+\t[1519] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50968,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 30066084864UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1074070272UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[910] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ceb3,\n+\t[1520] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51944,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 30066093056UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1074072320UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[911] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24d63,\n+\t[1521] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_49182,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 30067133440UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1074332416UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[912] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27fe3,\n+\t[1522] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_4816c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 30067141632UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1074334464UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[913] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2eba3,\n+\t[1523] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58140,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 30068182016UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1074594560UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[914] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dc13,\n+\t[1524] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_5908c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 30068190208UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1074596608UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[915] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20653,\n+\t[1525] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40c8c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 32212519936UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1610679040UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[916] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_238d3,\n+\t[1526] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41cc8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 32212528128UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1610681088UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[917] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a493,\n+\t[1527] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_51c0c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 32213568512UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1610941184UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[918] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d573,\n+\t[1528] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_50386,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 32213576704UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1610943232UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[919] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25533,\n+\t[1529] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_484c4,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 32214617088UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1611203328UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[920] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_247b3,\n+\t[1530] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_48b8e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 32214625280UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1611205376UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[921] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f273,\n+\t[1531] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_58b82,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 32215665664UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1611465472UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[922] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cdb3,\n+\t[1532] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_59bce,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 6,\n-\t.flow_sig_id = 32215673856UL,\n-\t.flow_pattern_id = 1,\n+\t.hdr_sig_id = 14,\n+\t.flow_sig_id = 1611467520UL,\n+\t.flow_pattern_id = 2,\n \t.app_sig = 0,\n \t.hdr_sig = { .bits =\n-\t\tBNXT_ULP_HDR_BIT_O_IPV4 |\n+\t\tBNXT_ULP_HDR_BIT_O_IPV6 |\n \t\tBNXT_ULP_HDR_BIT_O_UDP |\n \t\tBNXT_ULP_HDR_BIT_T_VXLAN |\n \t\tBNXT_ULP_HDR_BIT_I_ETH |\n \t\tBNXT_ULP_HDR_BIT_I_IPV4 |\n-\t\tBNXT_ULP_HDR_BIT_I_UDP |\n+\t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT |\n-\t\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT }\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[923] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25c7d,\n+\t[1533] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10a54,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 265216UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21036,14 +35811,14 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI }\n \t},\n-\t[924] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21239,\n+\t[1534] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11e74,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 273408UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21056,15 +35831,15 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI }\n \t},\n-\t[925] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ff35,\n+\t[1535] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14e48,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 1313792UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21077,15 +35852,15 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC }\n \t},\n-\t[926] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2b4f1,\n+\t[1536] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15268,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 1321984UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21098,16 +35873,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC }\n \t},\n-\t[927] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24d91,\n+\t[1537] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1285a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 2362368UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21120,15 +35895,15 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC }\n \t},\n-\t[928] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2435d,\n+\t[1538] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13c7a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 2370560UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21141,16 +35916,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC }\n \t},\n-\t[929] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d79d,\n+\t[1539] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_163be,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 3410944UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21163,16 +35938,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC }\n \t},\n-\t[930] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e615,\n+\t[1540] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1705e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 3419136UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21185,17 +35960,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC }\n \t},\n-\t[931] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_244ad,\n+\t[1541] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11d5e,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 2147748864UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21208,15 +35983,15 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[932] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23a69,\n+\t[1542] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1009c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 2147757056UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21229,16 +36004,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[933] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_28ea9,\n+\t[1543] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_150ba,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 2148797440UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21251,16 +36026,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[934] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dd21,\n+\t[1544] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_144f8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 2148805632UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21273,17 +36048,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[935] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25d05,\n+\t[1545] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1334c,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 2149846016UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21296,16 +36071,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[936] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26b8d,\n+\t[1546] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1268a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 2149854208UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21318,17 +36093,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[937] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ffcd,\n+\t[1547] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_176a8,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 2150894592UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21341,17 +36116,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[938] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ce45,\n+\t[1548] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17aee,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 2150902784UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21364,18 +36139,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR }\n \t},\n-\t[939] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2485d,\n+\t[1549] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11782,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 4295232512UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21388,15 +36163,15 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[940] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20e19,\n+\t[1550] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11bc0,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 4295240704UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21409,16 +36184,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[941] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29259,\n+\t[1551] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14b00,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 4296281088UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21431,16 +36206,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[942] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a0d9,\n+\t[1552] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15f20,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 4296289280UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21453,17 +36228,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[943] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_279f9,\n+\t[1553] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_135f0,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 4297329664UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21476,16 +36251,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[944] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27fbd,\n+\t[1554] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13932,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 4297337856UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21498,17 +36273,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[945] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c3fd,\n+\t[1555] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1690a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 4298378240UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21521,17 +36296,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[946] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d27d,\n+\t[1556] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17d2a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 4298386432UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21544,18 +36319,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[947] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2708d,\n+\t[1557] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_11a2a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 6442716160UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21568,16 +36343,16 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[948] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23649,\n+\t[1558] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10e68,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 6442724352UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21590,17 +36365,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[949] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ba89,\n+\t[1559] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15e0a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 6443764736UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21613,17 +36388,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[950] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2c909,\n+\t[1560] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_14248,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 6443772928UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21636,18 +36411,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[951] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2496d,\n+\t[1561] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13818,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 6444813312UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21660,17 +36435,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[952] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_267ed,\n+\t[1562] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_12c5a,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 6444821504UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21683,18 +36458,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[953] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ec2d,\n+\t[1563] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_17c78,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 6445861888UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21707,18 +36482,18 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[954] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2faad,\n+\t[1564] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_167ba,\n \t.class_tid = 2,\n-\t.hdr_sig_id = 7,\n+\t.hdr_sig_id = 15,\n \t.flow_sig_id = 6445870080UL,\n \t.flow_pattern_id = 2,\n \t.app_sig = 0,\n@@ -21731,17 +36506,17 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HDR_BIT_I_ICMP |\n \t\tBNXT_ULP_FLOW_DIR_BITMASK_ING },\n \t.field_sig = { .bits =\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_IPV4_DST_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_O_UDP_DST_PORT |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_T_VXLAN_VNI |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR |\n-\t\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR }\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR |\n+\t\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR }\n \t},\n-\t[955] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_34c6,\n+\t[1565] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1f91,\n \t.class_tid = 3,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 4096UL,\n@@ -21755,8 +36530,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[956] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0c22,\n+\t[1566] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0763,\n \t.class_tid = 3,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 4100UL,\n@@ -21771,8 +36546,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[957] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1cbe,\n+\t[1567] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f7b,\n \t.class_tid = 3,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 6144UL,\n@@ -21787,8 +36562,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[958] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_179a,\n+\t[1568] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16af,\n \t.class_tid = 3,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 6148UL,\n@@ -21804,8 +36579,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[959] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_59be,\n+\t[1569] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1daf,\n \t.class_tid = 3,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 16384UL,\n@@ -21819,8 +36594,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[960] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_515a,\n+\t[1570] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0539,\n \t.class_tid = 3,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 16388UL,\n@@ -21835,8 +36610,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[961] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1c72,\n+\t[1571] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_01ed,\n \t.class_tid = 3,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 24576UL,\n@@ -21851,8 +36626,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[962] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_171e,\n+\t[1572] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_097f,\n \t.class_tid = 3,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 24580UL,\n@@ -21868,8 +36643,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[963] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_19c8,\n+\t[1573] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_81ab8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32768UL,\n@@ -21884,8 +36659,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[964] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_112c,\n+\t[1574] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_8020e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32772UL,\n@@ -21901,8 +36676,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[965] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4d68,\n+\t[1575] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_815d8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32832UL,\n@@ -21918,8 +36693,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[966] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_444c,\n+\t[1576] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_81cae,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32836UL,\n@@ -21936,8 +36711,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[967] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0e8c,\n+\t[1577] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_810a8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49152UL,\n@@ -21953,8 +36728,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[968] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_09e0,\n+\t[1578] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_8183e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49156UL,\n@@ -21971,8 +36746,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[969] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1af0,\n+\t[1579] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_8036a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49216UL,\n@@ -21989,8 +36764,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[970] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_15d4,\n+\t[1580] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80af8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49220UL,\n@@ -22008,8 +36783,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[971] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1dd0,\n+\t[1581] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_206fe,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131072UL,\n@@ -22024,8 +36799,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[972] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_14f4,\n+\t[1582] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_20e4c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131076UL,\n@@ -22041,8 +36816,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[973] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_70b0,\n+\t[1583] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_2111e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131136UL,\n@@ -22058,8 +36833,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[974] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4854,\n+\t[1584] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_218ec,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131140UL,\n@@ -22076,8 +36851,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[975] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3dd4,\n+\t[1585] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_60472,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196608UL,\n@@ -22093,8 +36868,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[976] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_34f8,\n+\t[1586] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_603c0,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196612UL,\n@@ -22111,8 +36886,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[977] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_09e8,\n+\t[1587] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_61692,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196672UL,\n@@ -22129,8 +36904,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[978] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_008c,\n+\t[1588] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_61e60,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196676UL,\n@@ -22148,8 +36923,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[979] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_34e6,\n+\t[1589] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1f81,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 4096UL,\n@@ -22164,8 +36939,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[980] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0c02,\n+\t[1590] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0773,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 4100UL,\n@@ -22181,8 +36956,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[981] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1c9e,\n+\t[1591] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f6b,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 6144UL,\n@@ -22198,8 +36973,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[982] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_17ba,\n+\t[1592] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16bf,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 6148UL,\n@@ -22216,8 +36991,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[983] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_429e,\n+\t[1593] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_03cf,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 12288UL,\n@@ -22233,8 +37008,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[984] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5dba,\n+\t[1594] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0ab1,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 12292UL,\n@@ -22251,8 +37026,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[985] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a16,\n+\t[1595] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_130b,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 14336UL,\n@@ -22269,8 +37044,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[986] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2532,\n+\t[1596] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1afd,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 14340UL,\n@@ -22288,8 +37063,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[987] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2da2,\n+\t[1597] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1591,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 20480UL,\n@@ -22305,8 +37080,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[988] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_24fe,\n+\t[1598] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1d03,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 20484UL,\n@@ -22323,8 +37098,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[989] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_355a,\n+\t[1599] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_057b,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 22528UL,\n@@ -22341,8 +37116,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[990] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0c76,\n+\t[1600] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0ced,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 22532UL,\n@@ -22360,8 +37135,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[991] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_13e6,\n+\t[1601] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_19df,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 28672UL,\n@@ -22378,8 +37153,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[992] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7276,\n+\t[1602] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0141,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 28676UL,\n@@ -22397,8 +37172,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[993] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_42d2,\n+\t[1603] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_08b9,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 30720UL,\n@@ -22416,8 +37191,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[994] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5dee,\n+\t[1604] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_108d,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 30724UL,\n@@ -22436,8 +37211,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[995] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_59de,\n+\t[1605] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1dbf,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 16384UL,\n@@ -22452,8 +37227,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[996] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_513a,\n+\t[1606] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0529,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 16388UL,\n@@ -22469,8 +37244,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[997] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1c12,\n+\t[1607] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_01fd,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 24576UL,\n@@ -22486,8 +37261,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[998] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_177e,\n+\t[1608] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_096f,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 24580UL,\n@@ -22504,8 +37279,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[999] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0e92,\n+\t[1609] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_810b7,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 49152UL,\n@@ -22521,8 +37296,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1000] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_09fe,\n+\t[1610] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_81821,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 49156UL,\n@@ -22539,8 +37314,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1001] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5c1a,\n+\t[1611] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_804f5,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 57344UL,\n@@ -22557,8 +37332,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1002] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5746,\n+\t[1612] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80c67,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 57348UL,\n@@ -22576,8 +37351,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1003] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_79da,\n+\t[1613] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41333,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 81920UL,\n@@ -22593,8 +37368,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1004] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7106,\n+\t[1614] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41aad,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 81924UL,\n@@ -22611,8 +37386,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1005] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3c1e,\n+\t[1615] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40771,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 90112UL,\n@@ -22629,8 +37404,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1006] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_377a,\n+\t[1616] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40ee3,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 90116UL,\n@@ -22648,8 +37423,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1007] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e9e,\n+\t[1617] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c16cb,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 114688UL,\n@@ -22666,8 +37441,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1008] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29fa,\n+\t[1618] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1da5,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 114692UL,\n@@ -22685,8 +37460,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1009] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_14d2,\n+\t[1619] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1a09,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 122880UL,\n@@ -22704,8 +37479,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1010] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7742,\n+\t[1620] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c01fb,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 122884UL,\n@@ -22724,8 +37499,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1011] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3706,\n+\t[1621] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1ff1,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 4096UL,\n@@ -22740,8 +37515,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1012] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0fe2,\n+\t[1622] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0703,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 4100UL,\n@@ -22757,8 +37532,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1013] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1f7e,\n+\t[1623] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f1b,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 6144UL,\n@@ -22774,8 +37549,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1014] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_145a,\n+\t[1624] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_16cf,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 6148UL,\n@@ -22792,8 +37567,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1015] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_417e,\n+\t[1625] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_03bf,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 12288UL,\n@@ -22809,8 +37584,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1016] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5e5a,\n+\t[1626] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0ac1,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 12292UL,\n@@ -22827,8 +37602,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1017] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29f6,\n+\t[1627] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_137b,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 14336UL,\n@@ -22845,8 +37620,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1018] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26d2,\n+\t[1628] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1a8d,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 14340UL,\n@@ -22864,8 +37639,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1019] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e42,\n+\t[1629] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_15e1,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 20480UL,\n@@ -22881,8 +37656,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1020] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_271e,\n+\t[1630] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1d73,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 20484UL,\n@@ -22899,8 +37674,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1021] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_36ba,\n+\t[1631] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_050b,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 22528UL,\n@@ -22917,8 +37692,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1022] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0f96,\n+\t[1632] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0c9d,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 22532UL,\n@@ -22936,8 +37711,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1023] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1006,\n+\t[1633] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_19af,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 28672UL,\n@@ -22954,8 +37729,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1024] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7196,\n+\t[1634] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0131,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 28676UL,\n@@ -22973,8 +37748,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1025] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4132,\n+\t[1635] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_08c9,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 30720UL,\n@@ -22992,8 +37767,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1026] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5e0e,\n+\t[1636] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_10fd,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 30724UL,\n@@ -23012,8 +37787,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1027] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_59fe,\n+\t[1637] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1dcf,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 16384UL,\n@@ -23028,8 +37803,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1028] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_511a,\n+\t[1638] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0559,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 16388UL,\n@@ -23045,8 +37820,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1029] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1c32,\n+\t[1639] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_018d,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 24576UL,\n@@ -23062,8 +37837,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1030] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_175e,\n+\t[1640] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_091f,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 24580UL,\n@@ -23080,8 +37855,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1031] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0eb2,\n+\t[1641] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_810c7,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 49152UL,\n@@ -23097,8 +37872,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1032] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_09de,\n+\t[1642] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_81851,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 49156UL,\n@@ -23115,8 +37890,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1033] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5c3a,\n+\t[1643] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80485,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 57344UL,\n@@ -23133,8 +37908,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1034] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5766,\n+\t[1644] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80c17,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 57348UL,\n@@ -23152,8 +37927,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1035] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_79fa,\n+\t[1645] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41343,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 81920UL,\n@@ -23169,8 +37944,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1036] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7126,\n+\t[1646] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_41add,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 81924UL,\n@@ -23187,8 +37962,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1037] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3c3e,\n+\t[1647] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40701,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 90112UL,\n@@ -23205,8 +37980,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1038] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_375a,\n+\t[1648] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40e93,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 90116UL,\n@@ -23224,8 +37999,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1039] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ebe,\n+\t[1649] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c16bb,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 114688UL,\n@@ -23242,8 +38017,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1040] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29da,\n+\t[1650] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1dd5,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 114692UL,\n@@ -23261,8 +38036,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1041] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_14f2,\n+\t[1651] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1a79,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 122880UL,\n@@ -23280,8 +38055,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1042] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7762,\n+\t[1652] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c018b,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 122884UL,\n@@ -23300,8 +38075,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1043] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_19e8,\n+\t[1653] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_81aa8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32768UL,\n@@ -23317,8 +38092,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1044] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_110c,\n+\t[1654] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_8021e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32772UL,\n@@ -23335,8 +38110,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1045] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4d48,\n+\t[1655] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_815c8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32832UL,\n@@ -23353,8 +38128,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1046] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_446c,\n+\t[1656] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_81cbe,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32836UL,\n@@ -23372,8 +38147,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1047] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0eac,\n+\t[1657] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_810b8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49152UL,\n@@ -23390,8 +38165,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1048] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_09c0,\n+\t[1658] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_8182e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49156UL,\n@@ -23409,8 +38184,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1049] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1ad0,\n+\t[1659] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_8037a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49216UL,\n@@ -23428,8 +38203,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1050] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_15f4,\n+\t[1660] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80ae8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49220UL,\n@@ -23448,8 +38223,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1051] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_39ec,\n+\t[1661] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1834,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98304UL,\n@@ -23466,8 +38241,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1052] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3100,\n+\t[1662] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c079a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98308UL,\n@@ -23485,8 +38260,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1053] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0210,\n+\t[1663] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0af6,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98368UL,\n@@ -23504,8 +38279,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1054] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1d34,\n+\t[1664] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c123a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98372UL,\n@@ -23524,8 +38299,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1055] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2ea0,\n+\t[1665] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c16c4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114688UL,\n@@ -23543,8 +38318,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1056] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29c4,\n+\t[1666] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1daa,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114692UL,\n@@ -23563,8 +38338,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1057] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3ad4,\n+\t[1667] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0086,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114752UL,\n@@ -23583,8 +38358,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1058] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_35e8,\n+\t[1668] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0874,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114756UL,\n@@ -23604,8 +38379,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1059] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5d80,\n+\t[1669] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a19ea,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163840UL,\n@@ -23622,8 +38397,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1060] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_54a4,\n+\t[1670] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0158,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163844UL,\n@@ -23641,8 +38416,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1061] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_29b4,\n+\t[1671] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0bb4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163904UL,\n@@ -23660,8 +38435,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1062] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20c8,\n+\t[1672] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a13f8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163908UL,\n@@ -23680,8 +38455,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1063] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7244,\n+\t[1673] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a17fa,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180224UL,\n@@ -23699,8 +38474,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1064] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4d98,\n+\t[1674] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a1f68,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180228UL,\n@@ -23719,8 +38494,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1065] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5e68,\n+\t[1675] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0244,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180288UL,\n@@ -23739,8 +38514,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1066] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_598c,\n+\t[1676] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a092a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180292UL,\n@@ -23760,8 +38535,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1067] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1248,\n+\t[1677] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1f76,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229376UL,\n@@ -23779,8 +38554,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1068] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_74d8,\n+\t[1678] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e06e4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229380UL,\n@@ -23799,8 +38574,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1069] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_49a8,\n+\t[1679] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0930,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229440UL,\n@@ -23819,8 +38594,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1070] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_40cc,\n+\t[1680] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1104,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229444UL,\n@@ -23840,8 +38615,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1071] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0b0c,\n+\t[1681] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1506,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245760UL,\n@@ -23860,8 +38635,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1072] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0220,\n+\t[1682] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1cf4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245764UL,\n@@ -23881,8 +38656,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1073] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1730,\n+\t[1683] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e07c0,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245824UL,\n@@ -23902,8 +38677,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1074] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7980,\n+\t[1684] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0eb6,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245828UL,\n@@ -23924,8 +38699,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1075] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1db0,\n+\t[1685] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_206ee,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131072UL,\n@@ -23941,8 +38716,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1076] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1494,\n+\t[1686] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_20e5c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131076UL,\n@@ -23959,8 +38734,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1077] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_70d0,\n+\t[1687] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_2110e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131136UL,\n@@ -23977,8 +38752,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1078] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4834,\n+\t[1688] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_218fc,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131140UL,\n@@ -23996,8 +38771,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1079] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3db4,\n+\t[1689] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_60462,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196608UL,\n@@ -24014,8 +38789,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1080] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3498,\n+\t[1690] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_603d0,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196612UL,\n@@ -24033,8 +38808,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1081] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0988,\n+\t[1691] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_61682,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196672UL,\n@@ -24052,8 +38827,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1082] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_00ec,\n+\t[1692] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_61e70,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196676UL,\n@@ -24072,8 +38847,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1083] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23f44,\n+\t[1693] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_3167e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393216UL,\n@@ -24090,8 +38865,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1084] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_236a8,\n+\t[1694] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_31dec,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393220UL,\n@@ -24109,8 +38884,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1085] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20b58,\n+\t[1695] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_30030,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393280UL,\n@@ -24128,8 +38903,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1086] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_202bc,\n+\t[1696] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_30fae,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393284UL,\n@@ -24148,8 +38923,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1087] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25f48,\n+\t[1697] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_70b14,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458752UL,\n@@ -24167,8 +38942,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1088] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_256ac,\n+\t[1698] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_71360,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458756UL,\n@@ -24187,8 +38962,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1089] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22b5c,\n+\t[1699] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_705b4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458816UL,\n@@ -24207,8 +38982,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1090] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22280,\n+\t[1700] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_70d22,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458820UL,\n@@ -24228,8 +39003,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1091] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_14000,\n+\t[1701] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_29e26,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655360UL,\n@@ -24246,8 +39021,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1092] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_15b64,\n+\t[1702] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_28594,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655364UL,\n@@ -24265,8 +39040,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1093] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_12c14,\n+\t[1703] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_288f8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655424UL,\n@@ -24284,8 +39059,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1094] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_12778,\n+\t[1704] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_29034,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655428UL,\n@@ -24304,8 +39079,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1095] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_118f8,\n+\t[1705] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_693ba,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720896UL,\n@@ -24323,8 +39098,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1096] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_113dc,\n+\t[1706] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_69b28,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720900UL,\n@@ -24343,8 +39118,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1097] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_14c18,\n+\t[1707] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_68e7c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720960UL,\n@@ -24363,8 +39138,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1098] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1477c,\n+\t[1708] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_69648,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720964UL,\n@@ -24384,8 +39159,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1099] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_31a88,\n+\t[1709] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_38de8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917504UL,\n@@ -24403,8 +39178,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1100] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_315ec,\n+\t[1710] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_39524,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917508UL,\n@@ -24423,8 +39198,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1101] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_34e28,\n+\t[1711] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_39808,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917568UL,\n@@ -24443,8 +39218,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1102] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3490c,\n+\t[1712] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_387e6,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917572UL,\n@@ -24464,8 +39239,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1103] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_33a8c,\n+\t[1713] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_7836c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983040UL,\n@@ -24484,8 +39259,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1104] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_335f0,\n+\t[1714] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_78ada,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983044UL,\n@@ -24505,8 +39280,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1105] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_306e0,\n+\t[1715] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_79d8c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983104UL,\n@@ -24526,8 +39301,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1106] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_301c4,\n+\t[1716] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_7857a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983108UL,\n@@ -24548,8 +39323,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1107] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1a08,\n+\t[1717] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_81ad8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32768UL,\n@@ -24565,8 +39340,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1108] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_12ec,\n+\t[1718] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_8026e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32772UL,\n@@ -24583,8 +39358,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1109] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4ea8,\n+\t[1719] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_815b8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32832UL,\n@@ -24601,8 +39376,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1110] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_478c,\n+\t[1720] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_81cce,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32836UL,\n@@ -24620,8 +39395,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1111] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0d4c,\n+\t[1721] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_810c8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49152UL,\n@@ -24638,8 +39413,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1112] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0a20,\n+\t[1722] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_8185e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49156UL,\n@@ -24657,8 +39432,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1113] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1930,\n+\t[1723] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_8030a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49216UL,\n@@ -24676,8 +39451,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1114] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1614,\n+\t[1724] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80a98,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49220UL,\n@@ -24696,8 +39471,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1115] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3a0c,\n+\t[1725] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1844,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98304UL,\n@@ -24714,8 +39489,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1116] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_32e0,\n+\t[1726] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c07ea,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98308UL,\n@@ -24733,8 +39508,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1117] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_01f0,\n+\t[1727] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0a86,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98368UL,\n@@ -24752,8 +39527,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1118] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1ed4,\n+\t[1728] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c124a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98372UL,\n@@ -24772,8 +39547,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1119] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d40,\n+\t[1729] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c16b4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114688UL,\n@@ -24791,8 +39566,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1120] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a24,\n+\t[1730] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1dda,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114692UL,\n@@ -24811,8 +39586,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1121] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3934,\n+\t[1731] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c00f6,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114752UL,\n@@ -24831,8 +39606,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1122] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3608,\n+\t[1732] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0804,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114756UL,\n@@ -24852,8 +39627,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1123] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5e60,\n+\t[1733] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a199a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163840UL,\n@@ -24870,8 +39645,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1124] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5744,\n+\t[1734] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0128,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163844UL,\n@@ -24889,8 +39664,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1125] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a54,\n+\t[1735] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0bc4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163904UL,\n@@ -24908,8 +39683,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1126] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2328,\n+\t[1736] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a1388,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163908UL,\n@@ -24928,8 +39703,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1127] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_71a4,\n+\t[1737] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a178a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180224UL,\n@@ -24947,8 +39722,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1128] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4e78,\n+\t[1738] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a1f18,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180228UL,\n@@ -24967,8 +39742,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1129] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5d88,\n+\t[1739] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0234,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180288UL,\n@@ -24987,8 +39762,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1130] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5a6c,\n+\t[1740] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a095a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180292UL,\n@@ -25008,8 +39783,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1131] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_11a8,\n+\t[1741] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1f06,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229376UL,\n@@ -25027,8 +39802,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1132] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7738,\n+\t[1742] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0694,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229380UL,\n@@ -25047,8 +39822,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1133] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4a48,\n+\t[1743] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0940,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229440UL,\n@@ -25067,8 +39842,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1134] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_432c,\n+\t[1744] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1174,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229444UL,\n@@ -25088,8 +39863,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1135] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_08ec,\n+\t[1745] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1576,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245760UL,\n@@ -25108,8 +39883,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1136] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_01c0,\n+\t[1746] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1c84,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245764UL,\n@@ -25129,8 +39904,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1137] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_14d0,\n+\t[1747] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e07b0,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245824UL,\n@@ -25150,8 +39925,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1138] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7a60,\n+\t[1748] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0ec6,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245828UL,\n@@ -25172,8 +39947,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1139] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1d90,\n+\t[1749] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_2069e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131072UL,\n@@ -25189,8 +39964,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1140] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_14b4,\n+\t[1750] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_20e2c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131076UL,\n@@ -25207,8 +39982,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1141] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_70f0,\n+\t[1751] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_2117e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131136UL,\n@@ -25225,8 +40000,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1142] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4814,\n+\t[1752] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_2188c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131140UL,\n@@ -25244,8 +40019,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1143] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3d94,\n+\t[1753] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_60412,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196608UL,\n@@ -25262,8 +40037,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1144] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_34b8,\n+\t[1754] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_603a0,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196612UL,\n@@ -25281,8 +40056,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1145] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_09a8,\n+\t[1755] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_616f2,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196672UL,\n@@ -25300,8 +40075,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1146] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_00cc,\n+\t[1756] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_61e00,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196676UL,\n@@ -25320,8 +40095,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1147] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23f64,\n+\t[1757] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_3160e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393216UL,\n@@ -25338,8 +40113,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1148] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_23688,\n+\t[1758] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_31d9c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393220UL,\n@@ -25357,8 +40132,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1149] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20b78,\n+\t[1759] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_30040,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393280UL,\n@@ -25376,8 +40151,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1150] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2029c,\n+\t[1760] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_30fde,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393284UL,\n@@ -25396,8 +40171,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1151] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_25f68,\n+\t[1761] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_70b64,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458752UL,\n@@ -25415,8 +40190,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1152] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2568c,\n+\t[1762] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_71310,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458756UL,\n@@ -25435,8 +40210,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1153] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_22b7c,\n+\t[1763] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_705c4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458816UL,\n@@ -25455,8 +40230,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1154] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_222a0,\n+\t[1764] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_70d52,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458820UL,\n@@ -25476,8 +40251,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1155] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_14020,\n+\t[1765] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_29e56,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655360UL,\n@@ -25494,8 +40269,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1156] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_15b44,\n+\t[1766] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_285e4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655364UL,\n@@ -25513,8 +40288,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1157] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_12c34,\n+\t[1767] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_28888,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655424UL,\n@@ -25532,8 +40307,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1158] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_12758,\n+\t[1768] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_29044,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655428UL,\n@@ -25552,8 +40327,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1159] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_118d8,\n+\t[1769] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_693ca,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720896UL,\n@@ -25571,8 +40346,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1160] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_113fc,\n+\t[1770] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_69b58,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720900UL,\n@@ -25591,8 +40366,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1161] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_14c38,\n+\t[1771] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_68e0c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720960UL,\n@@ -25611,8 +40386,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1162] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1475c,\n+\t[1772] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_69638,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720964UL,\n@@ -25632,8 +40407,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1163] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_31aa8,\n+\t[1773] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_38d98,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917504UL,\n@@ -25651,8 +40426,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1164] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_315cc,\n+\t[1774] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_39554,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917508UL,\n@@ -25671,8 +40446,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1165] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_34e08,\n+\t[1775] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_39878,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917568UL,\n@@ -25691,8 +40466,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1166] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3492c,\n+\t[1776] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_38796,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917572UL,\n@@ -25712,8 +40487,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1167] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_33aac,\n+\t[1777] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_7831c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983040UL,\n@@ -25732,8 +40507,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1168] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_335d0,\n+\t[1778] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_78aaa,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983044UL,\n@@ -25753,8 +40528,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1169] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_306c0,\n+\t[1779] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_79dfc,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983104UL,\n@@ -25774,8 +40549,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1170] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_301e4,\n+\t[1780] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_7850a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983108UL,\n@@ -25796,8 +40571,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1171] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4d32,\n+\t[1781] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_03b7,\n \t.class_tid = 3,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 4096UL,\n@@ -25810,8 +40585,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1172] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_54aa,\n+\t[1782] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13f3,\n \t.class_tid = 3,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 6144UL,\n@@ -25825,8 +40600,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1173] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0686,\n+\t[1783] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0255,\n \t.class_tid = 3,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 16384UL,\n@@ -25839,8 +40614,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1174] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_540e,\n+\t[1784] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1675,\n \t.class_tid = 3,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 24576UL,\n@@ -25854,8 +40629,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1175] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e3c,\n+\t[1785] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80f52,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32768UL,\n@@ -25869,8 +40644,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1176] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3a20,\n+\t[1786] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_819f2,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 32832UL,\n@@ -25885,8 +40660,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1177] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_46f0,\n+\t[1787] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80542,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49152UL,\n@@ -25901,8 +40676,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1178] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_52e4,\n+\t[1788] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_817e2,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 49216UL,\n@@ -25918,8 +40693,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1179] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_55e4,\n+\t[1789] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_20a98,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131072UL,\n@@ -25933,8 +40708,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1180] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21f8,\n+\t[1790] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_20538,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 131136UL,\n@@ -25949,8 +40724,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1181] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_75e8,\n+\t[1791] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_6081c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196608UL,\n@@ -25965,8 +40740,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1182] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_41fc,\n+\t[1792] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_61abc,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 196672UL,\n@@ -25982,8 +40757,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1183] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4d12,\n+\t[1793] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_03a7,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 4096UL,\n@@ -25997,8 +40772,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1184] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_548a,\n+\t[1794] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_13e3,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 6144UL,\n@@ -26013,8 +40788,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1185] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3356,\n+\t[1795] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1047,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 12288UL,\n@@ -26029,8 +40804,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1186] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1ace,\n+\t[1796] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0721,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 14336UL,\n@@ -26046,8 +40821,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1187] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1a9a,\n+\t[1797] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_19b7,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 20480UL,\n@@ -26062,8 +40837,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1188] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4d46,\n+\t[1798] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0911,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 22528UL,\n@@ -26079,8 +40854,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1189] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2812,\n+\t[1799] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0df5,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 28672UL,\n@@ -26096,8 +40871,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1190] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_338a,\n+\t[1800] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1d31,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 30720UL,\n@@ -26114,8 +40889,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1191] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_06e6,\n+\t[1801] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0245,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 16384UL,\n@@ -26129,8 +40904,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1192] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_546e,\n+\t[1802] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1665,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 24576UL,\n@@ -26145,8 +40920,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1193] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_46ee,\n+\t[1803] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_8055d,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 49152UL,\n@@ -26161,8 +40936,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1194] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0d22,\n+\t[1804] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80893,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 57344UL,\n@@ -26178,8 +40953,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1195] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26e2,\n+\t[1805] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_407d9,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 81920UL,\n@@ -26194,8 +40969,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1196] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_746a,\n+\t[1806] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40b1f,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 90112UL,\n@@ -26211,8 +40986,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1197] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1fa6,\n+\t[1807] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1ad1,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 114688UL,\n@@ -26228,8 +41003,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1198] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d2e,\n+\t[1808] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0e17,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 122880UL,\n@@ -26246,8 +41021,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1199] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4ef2,\n+\t[1809] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_03d7,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 4096UL,\n@@ -26261,8 +41036,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1200] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_576a,\n+\t[1810] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1393,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 6144UL,\n@@ -26277,8 +41052,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1201] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_30b6,\n+\t[1811] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1037,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 12288UL,\n@@ -26293,8 +41068,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1202] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_192e,\n+\t[1812] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0751,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 14336UL,\n@@ -26310,8 +41085,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1203] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_197a,\n+\t[1813] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_19c7,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 20480UL,\n@@ -26326,8 +41101,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1204] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4ea6,\n+\t[1814] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0961,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 22528UL,\n@@ -26343,8 +41118,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1205] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2bf2,\n+\t[1815] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0d85,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 28672UL,\n@@ -26360,8 +41135,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1206] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_306a,\n+\t[1816] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1d41,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 30720UL,\n@@ -26378,8 +41153,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1207] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_06c6,\n+\t[1817] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0235,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 16384UL,\n@@ -26393,8 +41168,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1208] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_544e,\n+\t[1818] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_1615,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 24576UL,\n@@ -26409,8 +41184,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1209] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_46ce,\n+\t[1819] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_8052d,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 49152UL,\n@@ -26425,8 +41200,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1210] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0d02,\n+\t[1820] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_808e3,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 57344UL,\n@@ -26442,8 +41217,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1211] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_26c2,\n+\t[1821] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_407a9,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 81920UL,\n@@ -26458,8 +41233,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1212] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_744a,\n+\t[1822] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_40b6f,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 90112UL,\n@@ -26475,8 +41250,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1213] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1f86,\n+\t[1823] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1aa1,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 114688UL,\n@@ -26492,8 +41267,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1214] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2d0e,\n+\t[1824] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0e67,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 122880UL,\n@@ -26510,8 +41285,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1215] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2e1c,\n+\t[1825] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80f42,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32768UL,\n@@ -26526,8 +41301,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1216] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3a00,\n+\t[1826] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_819e2,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 32832UL,\n@@ -26543,8 +41318,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1217] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_46d0,\n+\t[1827] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80552,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49152UL,\n@@ -26560,8 +41335,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1218] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_52c4,\n+\t[1828] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_817f2,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 49216UL,\n@@ -26578,8 +41353,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1219] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4e10,\n+\t[1829] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0cce,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98304UL,\n@@ -26595,8 +41370,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1220] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5a04,\n+\t[1830] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1f6e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 98368UL,\n@@ -26613,8 +41388,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1221] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1f98,\n+\t[1831] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1ade,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114688UL,\n@@ -26631,8 +41406,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1222] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_72f8,\n+\t[1832] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c157e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 114752UL,\n@@ -26650,8 +41425,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1223] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0a78,\n+\t[1833] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0d8c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163840UL,\n@@ -26667,8 +41442,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1224] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_166c,\n+\t[1834] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a182c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 163904UL,\n@@ -26685,8 +41460,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1225] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_233c,\n+\t[1835] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a1b9c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180224UL,\n@@ -26703,8 +41478,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1226] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0f20,\n+\t[1836] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a163c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 180288UL,\n@@ -26722,8 +41497,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1227] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2a7c,\n+\t[1837] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0308,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229376UL,\n@@ -26740,8 +41515,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1228] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3660,\n+\t[1838] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1da8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 229440UL,\n@@ -26759,8 +41534,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1229] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4330,\n+\t[1839] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1918,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245760UL,\n@@ -26778,8 +41553,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1230] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2f24,\n+\t[1840] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0bda,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 245824UL,\n@@ -26798,8 +41573,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1231] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5584,\n+\t[1841] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_20a88,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131072UL,\n@@ -26814,8 +41589,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1232] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2198,\n+\t[1842] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_20528,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 131136UL,\n@@ -26831,8 +41606,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1233] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7588,\n+\t[1843] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_6080c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196608UL,\n@@ -26848,8 +41623,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1234] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_419c,\n+\t[1844] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_61aac,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 196672UL,\n@@ -26866,8 +41641,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1235] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27758,\n+\t[1845] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_31a18,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393216UL,\n@@ -26883,8 +41658,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1236] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_243ac,\n+\t[1846] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_314b8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 393280UL,\n@@ -26901,8 +41676,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1237] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20c10,\n+\t[1847] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_71f9c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458752UL,\n@@ -26919,8 +41694,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1238] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21864,\n+\t[1848] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_70a5e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 458816UL,\n@@ -26938,8 +41713,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT }\n \t},\n-\t[1239] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_130c8,\n+\t[1849] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_282c0,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655360UL,\n@@ -26955,8 +41730,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1240] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_11cdc,\n+\t[1850] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_29d60,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 655424UL,\n@@ -26973,8 +41748,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1241] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_150cc,\n+\t[1851] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_68044,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720896UL,\n@@ -26991,8 +41766,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1242] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_13d20,\n+\t[1852] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_692e4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 720960UL,\n@@ -27010,8 +41785,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1243] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3529c,\n+\t[1853] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_39250,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917504UL,\n@@ -27028,8 +41803,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1244] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_33ef0,\n+\t[1854] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_38c12,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 917568UL,\n@@ -27047,8 +41822,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1245] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_372e0,\n+\t[1855] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_797d4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983040UL,\n@@ -27066,8 +41841,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1246] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_35ef4,\n+\t[1856] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_78196,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 983104UL,\n@@ -27086,8 +41861,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_TCP_DST_PORT }\n \t},\n-\t[1247] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2dfc,\n+\t[1857] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80f32,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32768UL,\n@@ -27102,8 +41877,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1248] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_39e0,\n+\t[1858] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_81992,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 32832UL,\n@@ -27119,8 +41894,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1249] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4530,\n+\t[1859] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_80522,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49152UL,\n@@ -27136,8 +41911,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1250] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_5124,\n+\t[1860] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_81782,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 49216UL,\n@@ -27154,8 +41929,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR }\n \t},\n-\t[1251] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_4df0,\n+\t[1861] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c0cbe,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98304UL,\n@@ -27171,8 +41946,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1252] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_59e4,\n+\t[1862] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1f1e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 98368UL,\n@@ -27189,8 +41964,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1253] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_1c78,\n+\t[1863] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c1aae,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114688UL,\n@@ -27207,8 +41982,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1254] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_7118,\n+\t[1864] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_c150e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 114752UL,\n@@ -27226,8 +42001,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1255] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0998,\n+\t[1865] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a0dfc,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163840UL,\n@@ -27243,8 +42018,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1256] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_158c,\n+\t[1866] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a185c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 163904UL,\n@@ -27261,8 +42036,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1257] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20dc,\n+\t[1867] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a1bec,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180224UL,\n@@ -27279,8 +42054,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1258] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0cc0,\n+\t[1868] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_a164c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 180288UL,\n@@ -27298,8 +42073,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_IPV6_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1259] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_299c,\n+\t[1869] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0378,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229376UL,\n@@ -27316,8 +42091,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1260] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3580,\n+\t[1870] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1dd8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 229440UL,\n@@ -27335,8 +42110,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1261] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_40d0,\n+\t[1871] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e1968,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245760UL,\n@@ -27354,8 +42129,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1262] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2cc4,\n+\t[1872] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_e0baa,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 245824UL,\n@@ -27374,8 +42149,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1263] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_55a4,\n+\t[1873] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_20af8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131072UL,\n@@ -27390,8 +42165,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t.field_sig = { .bits =\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1264] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21b8,\n+\t[1874] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_20558,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 131136UL,\n@@ -27407,8 +42182,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_OO_VLAN_VID |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1265] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_75a8,\n+\t[1875] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_6087c,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196608UL,\n@@ -27424,8 +42199,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1266] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_41bc,\n+\t[1876] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_61adc,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 196672UL,\n@@ -27442,8 +42217,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_SRC_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR }\n \t},\n-\t[1267] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_27778,\n+\t[1877] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_31a68,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393216UL,\n@@ -27459,8 +42234,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1268] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_2438c,\n+\t[1878] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_314c8,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 393280UL,\n@@ -27477,8 +42252,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1269] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_20c30,\n+\t[1879] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_71fec,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458752UL,\n@@ -27495,8 +42270,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1270] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_21844,\n+\t[1880] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_70a2e,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 458816UL,\n@@ -27514,8 +42289,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT }\n \t},\n-\t[1271] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_130e8,\n+\t[1881] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_282b0,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655360UL,\n@@ -27531,8 +42306,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1272] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_11cfc,\n+\t[1882] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_29d10,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 655424UL,\n@@ -27549,8 +42324,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1273] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_150ec,\n+\t[1883] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_68034,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720896UL,\n@@ -27567,8 +42342,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1274] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_13d00,\n+\t[1884] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_69294,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 720960UL,\n@@ -27586,8 +42361,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_IPV4_DST_ADDR |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1275] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_352bc,\n+\t[1885] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_39220,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917504UL,\n@@ -27604,8 +42379,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1276] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_33ed0,\n+\t[1886] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_38c62,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 917568UL,\n@@ -27623,8 +42398,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1277] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_372c0,\n+\t[1887] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_797a4,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983040UL,\n@@ -27642,8 +42417,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1278] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_35ed4,\n+\t[1888] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_781e6,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 983104UL,\n@@ -27662,8 +42437,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_SRC_PORT |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_UDP_DST_PORT }\n \t},\n-\t[1279] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3866,\n+\t[1889] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f05,\n \t.class_tid = 3,\n \t.hdr_sig_id = 0,\n \t.flow_sig_id = 4UL,\n@@ -27677,8 +42452,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_0_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1280] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_381e,\n+\t[1890] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f09,\n \t.class_tid = 3,\n \t.hdr_sig_id = 1,\n \t.flow_sig_id = 4UL,\n@@ -27692,8 +42467,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_1_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1281] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3860,\n+\t[1891] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f06,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 4UL,\n@@ -27708,8 +42483,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1282] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0454,\n+\t[1892] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_19a6,\n \t.class_tid = 3,\n \t.hdr_sig_id = 2,\n \t.flow_sig_id = 68UL,\n@@ -27725,8 +42500,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_2_BITMASK_OO_VLAN_VID }\n \t},\n-\t[1283] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3818,\n+\t[1893] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f0a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 4UL,\n@@ -27741,8 +42516,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1284] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_042c,\n+\t[1894] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_19aa,\n \t.class_tid = 3,\n \t.hdr_sig_id = 3,\n \t.flow_sig_id = 68UL,\n@@ -27758,8 +42533,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_3_BITMASK_OO_VLAN_VID }\n \t},\n-\t[1285] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3846,\n+\t[1895] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f15,\n \t.class_tid = 3,\n \t.hdr_sig_id = 4,\n \t.flow_sig_id = 4UL,\n@@ -27774,8 +42549,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_4_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1286] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_387e,\n+\t[1896] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f19,\n \t.class_tid = 3,\n \t.hdr_sig_id = 5,\n \t.flow_sig_id = 4UL,\n@@ -27790,8 +42565,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_5_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1287] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3ba6,\n+\t[1897] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f65,\n \t.class_tid = 3,\n \t.hdr_sig_id = 6,\n \t.flow_sig_id = 4UL,\n@@ -27806,8 +42581,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_6_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1288] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_385e,\n+\t[1898] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f69,\n \t.class_tid = 3,\n \t.hdr_sig_id = 7,\n \t.flow_sig_id = 4UL,\n@@ -27822,8 +42597,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_7_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1289] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3840,\n+\t[1899] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f16,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 4UL,\n@@ -27839,8 +42614,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1290] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0474,\n+\t[1900] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_19b6,\n \t.class_tid = 3,\n \t.hdr_sig_id = 8,\n \t.flow_sig_id = 68UL,\n@@ -27857,8 +42632,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_8_BITMASK_OO_VLAN_VID }\n \t},\n-\t[1291] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3878,\n+\t[1901] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f1a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 4UL,\n@@ -27874,8 +42649,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1292] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_044c,\n+\t[1902] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_19ba,\n \t.class_tid = 3,\n \t.hdr_sig_id = 9,\n \t.flow_sig_id = 68UL,\n@@ -27892,8 +42667,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_9_BITMASK_OO_VLAN_VID }\n \t},\n-\t[1293] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3ba0,\n+\t[1903] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f66,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 4UL,\n@@ -27909,8 +42684,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1294] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_0794,\n+\t[1904] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_19c6,\n \t.class_tid = 3,\n \t.hdr_sig_id = 10,\n \t.flow_sig_id = 68UL,\n@@ -27927,8 +42702,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_O_ETH_SMAC |\n \t\tBNXT_ULP_HF_0_3_10_BITMASK_OO_VLAN_VID }\n \t},\n-\t[1295] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_3858,\n+\t[1905] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_0f6a,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 4UL,\n@@ -27944,8 +42719,8 @@ struct bnxt_ulp_class_match_info ulp_class_match_list[] = {\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_ETH_DMAC |\n \t\tBNXT_ULP_HF_0_3_11_BITMASK_O_ETH_SMAC }\n \t},\n-\t[1296] = {\n-\t.class_hid = BNXT_ULP_CLASS_HID_046c,\n+\t[1906] = {\n+\t.class_hid = BNXT_ULP_CLASS_HID_19ca,\n \t.class_tid = 3,\n \t.hdr_sig_id = 11,\n \t.flow_sig_id = 68UL,\ndiff --git a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_enum.h b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_enum.h\nindex 739c546d9e..9ad25dbdb6 100644\n--- a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_enum.h\n+++ b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_enum.h\n@@ -1,66 +1,65 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n-/* date: Wed Nov 24 17:15:38 2021 */\n-\n #ifndef ULP_TEMPLATE_DB_H_\n #define ULP_TEMPLATE_DB_H_\n \n-#define BNXT_ULP_REGFILE_MAX_SZ 46\n+#define BNXT_ULP_REGFILE_MAX_SZ 61\n #define BNXT_ULP_MAX_NUM_DEVICES 4\n #define BNXT_ULP_LOG2_MAX_NUM_DEV 2\n-#define BNXT_ULP_GEN_TBL_MAX_SZ 18\n-#define BNXT_ULP_CLASS_SIG_TBL_MAX_SZ 262144\n-#define BNXT_ULP_CLASS_MATCH_LIST_MAX_SZ 1297\n-#define BNXT_ULP_CLASS_HID_LOW_PRIME 6701\n-#define BNXT_ULP_CLASS_HID_HIGH_PRIME 7907\n-#define BNXT_ULP_CLASS_HID_SHFTR 28\n+#define BNXT_ULP_GEN_TBL_MAX_SZ 36\n+#define BNXT_ULP_CLASS_SIG_TBL_MAX_SZ 1048576\n+#define BNXT_ULP_CLASS_MATCH_LIST_MAX_SZ 1907\n+#define BNXT_ULP_CLASS_HID_LOW_PRIME 4049\n+#define BNXT_ULP_CLASS_HID_HIGH_PRIME 7919\n+#define BNXT_ULP_CLASS_HID_SHFTR 29\n #define BNXT_ULP_CLASS_HID_SHFTL 28\n-#define BNXT_ULP_CLASS_HID_MASK 262143\n-#define BNXT_ULP_ACT_SIG_TBL_MAX_SZ 2048\n-#define BNXT_ULP_ACT_MATCH_LIST_MAX_SZ 94\n+#define BNXT_ULP_CLASS_HID_MASK 1048575\n+#define BNXT_ULP_ACT_SIG_TBL_MAX_SZ 32768\n+#define BNXT_ULP_ACT_MATCH_LIST_MAX_SZ 546\n #define BNXT_ULP_ACT_HID_LOW_PRIME 7919\n-#define BNXT_ULP_ACT_HID_HIGH_PRIME 3793\n-#define BNXT_ULP_ACT_HID_SHFTR 27\n-#define BNXT_ULP_ACT_HID_SHFTL 26\n-#define BNXT_ULP_ACT_HID_MASK 2047\n-#define BNXT_ULP_APP_RESOURCE_RESV_LIST_MAX_SZ 16\n-#define BNXT_ULP_GLB_RESOURCE_TBL_MAX_SZ 132\n-#define BNXT_ULP_APP_GLB_RESOURCE_TBL_MAX_SZ 144\n-#define BNXT_ULP_RESOURCE_RESV_LIST_MAX_SZ 409\n-#define BNXT_ULP_APP_CAP_TBL_MAX_SZ 12\n+#define BNXT_ULP_ACT_HID_HIGH_PRIME 7919\n+#define BNXT_ULP_ACT_HID_SHFTR 25\n+#define BNXT_ULP_ACT_HID_SHFTL 27\n+#define BNXT_ULP_ACT_HID_MASK 32767\n+#define BNXT_ULP_APP_RESOURCE_RESV_LIST_MAX_SZ 46\n+#define BNXT_ULP_GLB_RESOURCE_TBL_MAX_SZ 537\n+#define BNXT_ULP_APP_GLB_RESOURCE_TBL_MAX_SZ 187\n+#define BNXT_ULP_RESOURCE_RESV_LIST_MAX_SZ 970\n+#define BNXT_ULP_APP_CAP_TBL_MAX_SZ 25\n #define BNXT_ULP_COND_GOTO_REJECT 1023\n #define BNXT_ULP_COND_GOTO_RF 0x10000\n #define BNXT_ULP_GLB_FIELD_TBL_SHIFT 7\n-#define BNXT_ULP_HDR_SIG_ID_SHIFT 4\n+#define BNXT_ULP_HDR_SIG_ID_SHIFT 5\n+#define BNXT_ULP_APP_ID_CONFIG 0\n #define BNXT_ULP_APP_ID_SHIFT 4\n-#define BNXT_ULP_GLB_FIELD_TBL_SIZE 7643\n+#define BNXT_ULP_GLB_FIELD_TBL_SIZE 13805\n #define ULP_WH_PLUS_CLASS_TMPL_LIST_SIZE 6\n #define ULP_WH_PLUS_CLASS_TBL_LIST_SIZE 89\n-#define ULP_WH_PLUS_CLASS_KEY_INFO_LIST_SIZE 600\n+#define ULP_WH_PLUS_CLASS_KEY_INFO_LIST_SIZE 606\n #define ULP_WH_PLUS_CLASS_IDENT_LIST_SIZE 26\n #define ULP_WH_PLUS_CLASS_RESULT_FIELD_LIST_SIZE 618\n #define ULP_WH_PLUS_CLASS_COND_LIST_SIZE 49\n #define ULP_THOR_CLASS_TMPL_LIST_SIZE 6\n-#define ULP_THOR_CLASS_TBL_LIST_SIZE 116\n-#define ULP_THOR_CLASS_KEY_INFO_LIST_SIZE 2323\n+#define ULP_THOR_CLASS_TBL_LIST_SIZE 124\n+#define ULP_THOR_CLASS_KEY_INFO_LIST_SIZE 2514\n #define ULP_THOR_CLASS_IDENT_LIST_SIZE 38\n-#define ULP_THOR_CLASS_RESULT_FIELD_LIST_SIZE 1313\n-#define ULP_THOR_CLASS_COND_LIST_SIZE 54\n-#define ULP_WH_PLUS_ACT_TMPL_LIST_SIZE 7\n-#define ULP_WH_PLUS_ACT_TBL_LIST_SIZE 37\n+#define ULP_THOR_CLASS_RESULT_FIELD_LIST_SIZE 1517\n+#define ULP_THOR_CLASS_COND_LIST_SIZE 55\n+#define ULP_WH_PLUS_ACT_TMPL_LIST_SIZE 11\n+#define ULP_WH_PLUS_ACT_TBL_LIST_SIZE 46\n #define ULP_WH_PLUS_ACT_KEY_INFO_LIST_SIZE 2\n #define ULP_WH_PLUS_ACT_IDENT_LIST_SIZE 1\n-#define ULP_WH_PLUS_ACT_RESULT_FIELD_LIST_SIZE 536\n-#define ULP_WH_PLUS_ACT_COND_LIST_SIZE 41\n-#define ULP_THOR_ACT_TMPL_LIST_SIZE 7\n-#define ULP_THOR_ACT_TBL_LIST_SIZE 36\n-#define ULP_THOR_ACT_KEY_INFO_LIST_SIZE 16\n-#define ULP_THOR_ACT_IDENT_LIST_SIZE 3\n-#define ULP_THOR_ACT_RESULT_FIELD_LIST_SIZE 505\n-#define ULP_THOR_ACT_COND_LIST_SIZE 27\n+#define ULP_WH_PLUS_ACT_RESULT_FIELD_LIST_SIZE 616\n+#define ULP_WH_PLUS_ACT_COND_LIST_SIZE 65\n+#define ULP_THOR_ACT_TMPL_LIST_SIZE 11\n+#define ULP_THOR_ACT_TBL_LIST_SIZE 96\n+#define ULP_THOR_ACT_KEY_INFO_LIST_SIZE 34\n+#define ULP_THOR_ACT_IDENT_LIST_SIZE 19\n+#define ULP_THOR_ACT_RESULT_FIELD_LIST_SIZE 794\n+#define ULP_THOR_ACT_COND_LIST_SIZE 75\n \n enum bnxt_ulp_act_bit {\n \tBNXT_ULP_ACT_BIT_MARK                = 0x0000000000000001,\n@@ -90,7 +89,18 @@ enum bnxt_ulp_act_bit {\n \tBNXT_ULP_ACT_BIT_SHARED              = 0x0000000001000000,\n \tBNXT_ULP_ACT_BIT_SAMPLE              = 0x0000000002000000,\n \tBNXT_ULP_ACT_BIT_SHARED_SAMPLE       = 0x0000000004000000,\n-\tBNXT_ULP_ACT_BIT_LAST                = 0x0000000008000000\n+\tBNXT_ULP_ACT_BIT_QUEUE               = 0x0000000008000000,\n+\tBNXT_ULP_ACT_BIT_DELETE              = 0x0000000010000000,\n+\tBNXT_ULP_ACT_BIT_UPDATE              = 0x0000000020000000,\n+\tBNXT_ULP_ACT_BIT_SHARED_METER        = 0x0000000040000000,\n+\tBNXT_ULP_ACT_BIT_METER_PROFILE       = 0x0000000080000000,\n+\tBNXT_ULP_ACT_BIT_GOTO_CHAIN          = 0x0000000100000000,\n+\tBNXT_ULP_ACT_BIT_VF_TO_VF            = 0x0000000200000000,\n+\tBNXT_ULP_ACT_BIT_IP_ENCAP            = 0x0000000400000000,\n+\tBNXT_ULP_ACT_BIT_IP_DECAP            = 0x0000000800000000,\n+\tBNXT_ULP_ACT_BIT_L2_ENCAP            = 0x0000001000000000,\n+\tBNXT_ULP_ACT_BIT_L2_DECAP            = 0x0000002000000000,\n+\tBNXT_ULP_ACT_BIT_LAST                = 0x0000004000000000\n };\n \n enum bnxt_ulp_hdr_bit {\n@@ -112,10 +122,13 @@ enum bnxt_ulp_hdr_bit {\n \tBNXT_ULP_HDR_BIT_I_TCP               = 0x0000000000008000,\n \tBNXT_ULP_HDR_BIT_I_UDP               = 0x0000000000010000,\n \tBNXT_ULP_HDR_BIT_I_ICMP              = 0x0000000000020000,\n-\tBNXT_ULP_HDR_BIT_F1                  = 0x0000000000040000,\n-\tBNXT_ULP_HDR_BIT_F2                  = 0x0000000000080000,\n-\tBNXT_ULP_HDR_BIT_SVIF_IGNORE         = 0x0000000000100000,\n-\tBNXT_ULP_HDR_BIT_LAST                = 0x0000000000200000\n+\tBNXT_ULP_HDR_BIT_O_ECPRI             = 0x0000000000040000,\n+\tBNXT_ULP_HDR_BIT_O_ROE               = 0x0000000000080000,\n+\tBNXT_ULP_HDR_BIT_F1                  = 0x0000000000100000,\n+\tBNXT_ULP_HDR_BIT_F2                  = 0x0000000000200000,\n+\tBNXT_ULP_HDR_BIT_SVIF_IGNORE         = 0x0000000000400000,\n+\tBNXT_ULP_HDR_BIT_O_SRV6              = 0x0000000000800000,\n+\tBNXT_ULP_HDR_BIT_LAST                = 0x0000000001000000\n };\n \n enum bnxt_ulp_accept_opc {\n@@ -141,11 +154,11 @@ enum bnxt_ulp_cf_idx {\n \tBNXT_ULP_CF_IDX_NOT_USED = 0,\n \tBNXT_ULP_CF_IDX_MPLS_TAG_NUM = 1,\n \tBNXT_ULP_CF_IDX_O_VTAG_NUM = 2,\n-\tBNXT_ULP_CF_IDX_O_NO_VTAG = 3,\n+\tBNXT_ULP_CF_IDX_O_HAS_VTAG = 3,\n \tBNXT_ULP_CF_IDX_O_ONE_VTAG = 4,\n \tBNXT_ULP_CF_IDX_O_TWO_VTAGS = 5,\n \tBNXT_ULP_CF_IDX_I_VTAG_NUM = 6,\n-\tBNXT_ULP_CF_IDX_I_NO_VTAG = 7,\n+\tBNXT_ULP_CF_IDX_I_HAS_VTAG = 7,\n \tBNXT_ULP_CF_IDX_I_ONE_VTAG = 8,\n \tBNXT_ULP_CF_IDX_I_TWO_VTAGS = 9,\n \tBNXT_ULP_CF_IDX_INCOMING_IF = 10,\n@@ -214,7 +227,17 @@ enum bnxt_ulp_cf_idx {\n \tBNXT_ULP_CF_IDX_II_VLAN_FB_VID = 73,\n \tBNXT_ULP_CF_IDX_SOCKET_DIRECT = 74,\n \tBNXT_ULP_CF_IDX_SOCKET_DIRECT_VPORT = 75,\n-\tBNXT_ULP_CF_IDX_LAST = 76\n+\tBNXT_ULP_CF_IDX_TUNNEL_SPORT = 76,\n+\tBNXT_ULP_CF_IDX_VF_META_FID = 77,\n+\tBNXT_ULP_CF_IDX_DEV_ACT_PORT_ID = 78,\n+\tBNXT_ULP_CF_IDX_O_VLAN_NO_IGNORE = 79,\n+\tBNXT_ULP_CF_IDX_I_VLAN_NO_IGNORE = 80,\n+\tBNXT_ULP_CF_IDX_HA_SUPPORT_DISABLED = 81,\n+\tBNXT_ULP_CF_IDX_CHAIN_ID_METADATA = 82,\n+\tBNXT_ULP_CF_IDX_SRV6_UPAR_ID = 83,\n+\tBNXT_ULP_CF_IDX_SRV6_T_ID = 84,\n+\tBNXT_ULP_CF_IDX_GENERIC_SIZE = 85,\n+\tBNXT_ULP_CF_IDX_LAST = 86\n };\n \n enum bnxt_ulp_cond_list_opc {\n@@ -242,7 +265,9 @@ enum bnxt_ulp_cond_opc {\n \tBNXT_ULP_COND_OPC_EXT_MEM_NOT_SET = 13,\n \tBNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET = 14,\n \tBNXT_ULP_COND_OPC_ENC_HDR_BIT_NOT_SET = 15,\n-\tBNXT_ULP_COND_OPC_LAST = 16\n+\tBNXT_ULP_COND_OPC_ACT_PROP_IS_SET = 16,\n+\tBNXT_ULP_COND_OPC_ACT_PROP_NOT_SET = 17,\n+\tBNXT_ULP_COND_OPC_LAST = 18\n };\n \n enum bnxt_ulp_critical_resource {\n@@ -297,15 +322,30 @@ enum bnxt_ulp_enc_field {\n \tBNXT_ULP_ENC_FIELD_VXLAN_RSVD0 = 23,\n \tBNXT_ULP_ENC_FIELD_VXLAN_VNI = 24,\n \tBNXT_ULP_ENC_FIELD_VXLAN_RSVD1 = 25,\n-\tBNXT_ULP_ENC_FIELD_LAST = 26\n+\tBNXT_ULP_ENC_FIELD_SRV6_NEXT_HDR = 26,\n+\tBNXT_ULP_ENC_FIELD_SRV6_HDR_LEN = 27,\n+\tBNXT_ULP_ENC_FIELD_SRV6_ROUTING_TYPE = 28,\n+\tBNXT_ULP_ENC_FIELD_SRV6_SEG_LEFT = 29,\n+\tBNXT_ULP_ENC_FIELD_SRV6_LAST_ENTRY = 30,\n+\tBNXT_ULP_ENC_FIELD_SRV6_FLAGS = 31,\n+\tBNXT_ULP_ENC_FIELD_SRV6_TAG = 32,\n+\tBNXT_ULP_ENC_FIELD_SRV6_SEG_LIST0 = 33,\n+\tBNXT_ULP_ENC_FIELD_SRV6_SEG_LIST1 = 34,\n+\tBNXT_ULP_ENC_FIELD_SRV6_SEG_LIST2 = 35,\n+\tBNXT_ULP_ENC_FIELD_SRV6_SEG_LIST3 = 36,\n+\tBNXT_ULP_ENC_FIELD_GENERIC_SIZE = 37,\n+\tBNXT_ULP_ENC_FIELD_GENERIC_RSVD = 38,\n+\tBNXT_ULP_ENC_FIELD_LAST = 39\n };\n \n enum bnxt_ulp_fdb_opc {\n \tBNXT_ULP_FDB_OPC_PUSH_FID = 0,\n \tBNXT_ULP_FDB_OPC_PUSH_RID_REGFILE = 1,\n \tBNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE = 2,\n-\tBNXT_ULP_FDB_OPC_NOP = 3,\n-\tBNXT_ULP_FDB_OPC_LAST = 4\n+\tBNXT_ULP_FDB_OPC_DELETE_RID_REGFILE = 3,\n+\tBNXT_ULP_FDB_OPC_CLEAR_RID_REGFILE = 4,\n+\tBNXT_ULP_FDB_OPC_NOP = 5,\n+\tBNXT_ULP_FDB_OPC_LAST = 6\n };\n \n enum bnxt_ulp_fdb_type {\n@@ -364,7 +404,9 @@ enum bnxt_ulp_func_opc {\n \tBNXT_ULP_FUNC_OPC_RSS_CONFIG = 8,\n \tBNXT_ULP_FUNC_OPC_GET_PARENT_MAC_ADDR = 9,\n \tBNXT_ULP_FUNC_OPC_ALLOC_L2_CTX_ID = 10,\n-\tBNXT_ULP_FUNC_OPC_LAST = 11\n+\tBNXT_ULP_FUNC_OPC_TUNNEL_DST_PORT_ALLOC = 11,\n+\tBNXT_ULP_FUNC_OPC_TUNNEL_DST_PORT_FREE = 12,\n+\tBNXT_ULP_FUNC_OPC_LAST = 13\n };\n \n enum bnxt_ulp_func_src {\n@@ -391,71 +433,101 @@ enum bnxt_ulp_generic_tbl_opc {\n enum bnxt_ulp_glb_rf_idx {\n \tBNXT_ULP_GLB_RF_IDX_NOT_USED = 0,\n \tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID = 1,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR = 2,\n-\tBNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID = 3,\n-\tBNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID = 4,\n-\tBNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR = 5,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0 = 6,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 = 7,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2 = 8,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3 = 9,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4 = 10,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5 = 11,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_6 = 12,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_7 = 13,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0 = 14,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1 = 15,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2 = 16,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3 = 17,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4 = 18,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0 = 19,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1 = 20,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_2 = 21,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_3 = 22,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_4 = 23,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_5 = 24,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_6 = 25,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_7 = 26,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_0 = 27,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_1 = 28,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_2 = 29,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_3 = 30,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_4 = 31,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_0 = 32,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_1 = 33,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_PROF_FUNC_0 = 34,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0 = 35,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0 = 36,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0 = 37,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1 = 38,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2 = 39,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3 = 40,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0 = 41,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1 = 42,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0 = 43,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_1 = 44,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0 = 45,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1 = 46,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2 = 47,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3 = 48,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_4 = 49,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_5 = 50,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_6 = 51,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_7 = 52,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_8 = 53,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_9 = 54,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_10 = 55,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_EM_KEY_ID_0 = 56,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_EM_KEY_ID_1 = 57,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_0 = 58,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_1 = 59,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_2 = 60,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_3 = 61,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_4 = 62,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0 = 63,\n-\tBNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1 = 64,\n-\tBNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID = 65,\n-\tBNXT_ULP_GLB_RF_IDX_LAST = 66\n+\tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID_0 = 2,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID_1 = 3,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID_2 = 4,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR = 5,\n+\tBNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID = 6,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_L2_CNTXT_ID_0 = 7,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_L2_CNTXT_ID_1 = 8,\n+\tBNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID = 9,\n+\tBNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID = 10,\n+\tBNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID = 11,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_MODIFY_PTR = 12,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR = 13,\n+\tBNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR = 14,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0 = 15,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 = 16,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2 = 17,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3 = 18,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4 = 19,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5 = 20,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_6 = 21,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_7 = 22,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_8 = 23,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_9 = 24,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0 = 25,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1 = 26,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2 = 27,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3 = 28,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4 = 29,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_5 = 30,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_6 = 31,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_7 = 32,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_8 = 33,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0 = 34,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1 = 35,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_2 = 36,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_3 = 37,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_4 = 38,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_5 = 39,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_6 = 40,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_7 = 41,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_8 = 42,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_9 = 43,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_0 = 44,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_1 = 45,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_2 = 46,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_3 = 47,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_4 = 48,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_5 = 49,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_0 = 50,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_1 = 51,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0 = 52,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_1 = 53,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0 = 54,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_1 = 55,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0 = 56,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1 = 57,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2 = 58,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3 = 59,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0 = 60,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1 = 61,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_2 = 62,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_3 = 63,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0 = 64,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_1 = 65,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0 = 66,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1 = 67,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2 = 68,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3 = 69,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_4 = 70,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_5 = 71,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_6 = 72,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_7 = 73,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_8 = 74,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_9 = 75,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_10 = 76,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_EM_KEY_ID_0 = 77,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_EM_KEY_ID_1 = 78,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_0 = 79,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_1 = 80,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_2 = 81,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_3 = 82,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_4 = 83,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0 = 84,\n+\tBNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1 = 85,\n+\tBNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID = 86,\n+\tBNXT_ULP_GLB_RF_IDX_RECYCLE_PROF_FUNC_ID = 87,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_ECPRI_UPAR_ID = 88,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_ECPRI_PROF_FUNC_ID = 89,\n+\tBNXT_ULP_GLB_RF_IDX_LAST = 90\n+};\n+\n+enum bnxt_ulp_global_register_tbl_opc {\n+\tBNXT_ULP_GLOBAL_REGISTER_TBL_OPC_NOT_USED = 0,\n+\tBNXT_ULP_GLOBAL_REGISTER_TBL_OPC_WR_REGFILE = 1,\n+\tBNXT_ULP_GLOBAL_REGISTER_TBL_OPC_LAST = 2\n };\n \n enum bnxt_ulp_hdr_type {\n@@ -482,7 +554,8 @@ enum bnxt_ulp_index_tbl_opc {\n \tBNXT_ULP_INDEX_TBL_OPC_RD_REGFILE = 4,\n \tBNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_GLB_REGFILE = 5,\n \tBNXT_ULP_INDEX_TBL_OPC_WR_GLB_REGFILE = 6,\n-\tBNXT_ULP_INDEX_TBL_OPC_LAST = 7\n+\tBNXT_ULP_INDEX_TBL_OPC_UPDATE_REGFILE = 7,\n+\tBNXT_ULP_INDEX_TBL_OPC_LAST = 8\n };\n \n enum bnxt_ulp_mark_db_opc {\n@@ -516,14 +589,25 @@ enum bnxt_ulp_port_table {\n \tBNXT_ULP_PORT_TABLE_PHY_PORT_SPIF = 14,\n \tBNXT_ULP_PORT_TABLE_PHY_PORT_PARIF = 15,\n \tBNXT_ULP_PORT_TABLE_PHY_PORT_VPORT = 16,\n-\tBNXT_ULP_PORT_TABLE_LAST = 17\n+\tBNXT_ULP_PORT_TABLE_PORT_IS_PF = 17,\n+\tBNXT_ULP_PORT_TABLE_VF_FUNC_METADATA = 18,\n+\tBNXT_ULP_PORT_TABLE_LAST = 19\n };\n \n enum bnxt_ulp_pri_opc {\n \tBNXT_ULP_PRI_OPC_NOT_USED = 0,\n \tBNXT_ULP_PRI_OPC_CONST = 1,\n \tBNXT_ULP_PRI_OPC_APP_PRI = 2,\n-\tBNXT_ULP_PRI_OPC_LAST = 3\n+\tBNXT_ULP_PRI_OPC_APP_PRI_OR_CONST = 3,\n+\tBNXT_ULP_PRI_OPC_LAST = 4\n+};\n+\n+enum bnxt_ulp_ref_cnt_opc {\n+\tBNXT_ULP_REF_CNT_OPC_DEFAULT = 0,\n+\tBNXT_ULP_REF_CNT_OPC_NOP = 1,\n+\tBNXT_ULP_REF_CNT_OPC_DEC = 2,\n+\tBNXT_ULP_REF_CNT_OPC_INC = 3,\n+\tBNXT_ULP_REF_CNT_OPC_LAST = 4\n };\n \n enum bnxt_ulp_rf_idx {\n@@ -573,13 +657,22 @@ enum bnxt_ulp_rf_idx {\n \tBNXT_ULP_RF_IDX_SOCK_DIR_PARIF = 43,\n \tBNXT_ULP_RF_IDX_SOCK_DIR_ACT_PTR = 44,\n \tBNXT_ULP_RF_IDX_SOCK_DIR_PARENT_MAC = 45,\n-\tBNXT_ULP_RF_IDX_LAST = 46\n-};\n-\n-enum bnxt_ulp_shared_session {\n-\tBNXT_ULP_SHARED_SESSION_NO = 0,\n-\tBNXT_ULP_SHARED_SESSION_YES = 1,\n-\tBNXT_ULP_SHARED_SESSION_LAST = 2\n+\tBNXT_ULP_RF_IDX_RSS_VNIC = 46,\n+\tBNXT_ULP_RF_IDX_PORT_IS_PF = 47,\n+\tBNXT_ULP_RF_IDX_METER_PROFILE_PTR_0 = 48,\n+\tBNXT_ULP_RF_IDX_METER_PTR_0 = 49,\n+\tBNXT_ULP_RF_IDX_REF_CNT = 50,\n+\tBNXT_ULP_RF_IDX_RF_0 = 51,\n+\tBNXT_ULP_RF_IDX_RF_1 = 52,\n+\tBNXT_ULP_RF_IDX_RF_2 = 53,\n+\tBNXT_ULP_RF_IDX_RF_3 = 54,\n+\tBNXT_ULP_RF_IDX_RF_4 = 55,\n+\tBNXT_ULP_RF_IDX_RF_5 = 56,\n+\tBNXT_ULP_RF_IDX_RF_6 = 57,\n+\tBNXT_ULP_RF_IDX_RF_7 = 58,\n+\tBNXT_ULP_RF_IDX_VF_FUNC_METADATA = 59,\n+\tBNXT_ULP_RF_IDX_CHAIN_ID_METADATA = 60,\n+\tBNXT_ULP_RF_IDX_LAST = 61\n };\n \n enum bnxt_ulp_tcam_tbl_opc {\n@@ -598,11 +691,22 @@ enum bnxt_ulp_template_type {\n \tBNXT_ULP_TEMPLATE_TYPE_LAST = 2\n };\n \n+enum bnxt_ulp_vnic_tbl_opc {\n+\tBNXT_ULP_VNIC_TBL_OPC_NOT_USED = 0,\n+\tBNXT_ULP_VNIC_TBL_OPC_ALLOC_WR_REGFILE = 1,\n+\tBNXT_ULP_VNIC_TBL_OPC_LAST = 2\n+};\n+\n enum bnxt_ulp_app_cap {\n \tBNXT_ULP_APP_CAP_SHARED_EN = 0x00000001,\n \tBNXT_ULP_APP_CAP_HOT_UPGRADE_EN = 0x00000002,\n \tBNXT_ULP_APP_CAP_UNICAST_ONLY = 0x00000004,\n-\tBNXT_ULP_APP_CAP_SOCKET_DIRECT = 0x00000008\n+\tBNXT_ULP_APP_CAP_SOCKET_DIRECT = 0x00000008,\n+\tBNXT_ULP_APP_CAP_IP_TOS_PROTO_SUPPORT = 0x00000010,\n+\tBNXT_ULP_APP_CAP_BC_MC_SUPPORT = 0x00000020,\n+\tBNXT_ULP_APP_CAP_CUST_VXLAN = 0x00000040,\n+\tBNXT_ULP_APP_CAP_HA_DYNAMIC = 0x00000080,\n+\tBNXT_ULP_APP_CAP_SRV6 = 0x00000100\n };\n \n enum bnxt_ulp_fdb_resource_flags {\n@@ -628,7 +732,9 @@ enum bnxt_ulp_resource_func {\n \tBNXT_ULP_RESOURCE_FUNC_HW_FID = 0x85,\n \tBNXT_ULP_RESOURCE_FUNC_PARENT_FLOW = 0x86,\n \tBNXT_ULP_RESOURCE_FUNC_CHILD_FLOW = 0x87,\n-\tBNXT_ULP_RESOURCE_FUNC_CTRL_TABLE = 0x88\n+\tBNXT_ULP_RESOURCE_FUNC_CTRL_TABLE = 0x88,\n+\tBNXT_ULP_RESOURCE_FUNC_VNIC_TABLE = 0x89,\n+\tBNXT_ULP_RESOURCE_FUNC_GLOBAL_REGISTER_TABLE = 0x8a\n };\n \n enum bnxt_ulp_resource_sub_type {\n@@ -646,7 +752,30 @@ enum bnxt_ulp_resource_sub_type {\n \tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_TUNNEL_CACHE = 5,\n \tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOURCE_PROPERTY_CACHE = 6,\n \tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_VXLAN_ENCAP_REC_CACHE = 7,\n-\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOCKET_DIRECT_CACHE = 8\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOCKET_DIRECT_CACHE = 8,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_VXLAN_ENCAP_IPV6_REC_CACHE = 9,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOURCE_PROPERTY_IPV6_CACHE = 10,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_OUTER_TUNNEL_CACHE = 11,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_METER_TBL_CACHE = 12,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_METER_PROFILE_TBL_CACHE = 13,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_GLOBAL_REGISTER_TBL = 14,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_CHAIN_ID_CACHE = 15,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_L2_ENCAP_REC_CACHE = 16,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SRV6_ENCAP_REC_CACHE = 17,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_RSS_PARAMS = 18,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_VNIC_TABLE_RSS = 0,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_VNIC_TABLE_QUEUE = 1,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GLOBAL_REGISTER_CUST_VXLAN = 0,\n+\tBNXT_ULP_RESOURCE_SUB_TYPE_GLOBAL_REGISTER_CUST_ECPRI = 1\n+};\n+\n+enum bnxt_ulp_session_type {\n+\tBNXT_ULP_SESSION_TYPE_DEFAULT = 0x00,\n+\tBNXT_ULP_SESSION_TYPE_SHARED = 0x01,\n+\tBNXT_ULP_SESSION_TYPE_SHARED_WC = 0x02,\n+\tBNXT_ULP_SESSION_TYPE_SHARED_OWC = 0x04,\n+\tBNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA = 0x08,\n+\tBNXT_ULP_SESSION_TYPE_LAST = 0x10\n };\n \n enum bnxt_ulp_act_prop_sz {\n@@ -664,8 +793,8 @@ enum bnxt_ulp_act_prop_sz {\n \tBNXT_ULP_ACT_PROP_SZ_MARK = 4,\n \tBNXT_ULP_ACT_PROP_SZ_COUNT = 4,\n \tBNXT_ULP_ACT_PROP_SZ_METER = 4,\n-\tBNXT_ULP_ACT_PROP_SZ_SET_MAC_SRC = 8,\n-\tBNXT_ULP_ACT_PROP_SZ_SET_MAC_DST = 8,\n+\tBNXT_ULP_ACT_PROP_SZ_SET_MAC_SRC = 6,\n+\tBNXT_ULP_ACT_PROP_SZ_SET_MAC_DST = 6,\n \tBNXT_ULP_ACT_PROP_SZ_PUSH_VLAN = 2,\n \tBNXT_ULP_ACT_PROP_SZ_SET_VLAN_PCP = 1,\n \tBNXT_ULP_ACT_PROP_SZ_SET_VLAN_VID = 2,\n@@ -696,6 +825,28 @@ enum bnxt_ulp_act_prop_sz {\n \tBNXT_ULP_ACT_PROP_SZ_RSS_LEVEL = 4,\n \tBNXT_ULP_ACT_PROP_SZ_RSS_KEY_LEN = 4,\n \tBNXT_ULP_ACT_PROP_SZ_RSS_KEY = 40,\n+\tBNXT_ULP_ACT_PROP_SZ_RSS_QUEUE_NUM = 2,\n+\tBNXT_ULP_ACT_PROP_SZ_RSS_QUEUE = 32,\n+\tBNXT_ULP_ACT_PROP_SZ_QUEUE_INDEX = 2,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_ID_UPDATE = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_ID = 4,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_CIR = 3,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_EIR = 3,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_CBS = 2,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_EBS = 2,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_RFC2698 = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_PM = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_EBND = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_CBND = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_EBSM = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_CBSM = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_CF = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_INST_ID = 4,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_INST_ECN_RMP_EN_UPDATE = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_INST_ECN_RMP_EN = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_INST_MTR_VAL_UPDATE = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_METER_INST_MTR_VAL = 1,\n+\tBNXT_ULP_ACT_PROP_SZ_GOTO_CHAINID = 2,\n \tBNXT_ULP_ACT_PROP_SZ_LAST = 4\n };\n \n@@ -715,38 +866,60 @@ enum bnxt_ulp_act_prop_idx {\n \tBNXT_ULP_ACT_PROP_IDX_COUNT = 48,\n \tBNXT_ULP_ACT_PROP_IDX_METER = 52,\n \tBNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC = 56,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_DST = 64,\n-\tBNXT_ULP_ACT_PROP_IDX_PUSH_VLAN = 72,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_VLAN_PCP = 74,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_VLAN_VID = 75,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC = 77,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST = 81,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_IPV6_SRC = 85,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_IPV6_DST = 101,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_TP_SRC = 117,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_TP_DST = 119,\n-\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_0 = 121,\n-\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_1 = 125,\n-\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_2 = 129,\n-\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_3 = 133,\n-\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_4 = 137,\n-\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_5 = 141,\n-\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_6 = 145,\n-\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_7 = 149,\n-\tBNXT_ULP_ACT_PROP_IDX_ENCAP_L2_DMAC = 153,\n-\tBNXT_ULP_ACT_PROP_IDX_ENCAP_L2_SMAC = 159,\n-\tBNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG = 165,\n-\tBNXT_ULP_ACT_PROP_IDX_ENCAP_IP = 173,\n-\tBNXT_ULP_ACT_PROP_IDX_ENCAP_IP_SRC = 205,\n-\tBNXT_ULP_ACT_PROP_IDX_ENCAP_UDP = 221,\n-\tBNXT_ULP_ACT_PROP_IDX_ENCAP_TUN = 225,\n-\tBNXT_ULP_ACT_PROP_IDX_JUMP = 257,\n-\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE = 261,\n-\tBNXT_ULP_ACT_PROP_IDX_RSS_TYPES = 269,\n-\tBNXT_ULP_ACT_PROP_IDX_RSS_LEVEL = 277,\n-\tBNXT_ULP_ACT_PROP_IDX_RSS_KEY_LEN = 281,\n-\tBNXT_ULP_ACT_PROP_IDX_RSS_KEY = 285,\n-\tBNXT_ULP_ACT_PROP_IDX_LAST = 325\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_DST = 62,\n+\tBNXT_ULP_ACT_PROP_IDX_PUSH_VLAN = 68,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_VLAN_PCP = 70,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_VLAN_VID = 71,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC = 73,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST = 77,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_IPV6_SRC = 81,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_IPV6_DST = 97,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_TP_SRC = 113,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_TP_DST = 115,\n+\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_0 = 117,\n+\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_1 = 121,\n+\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_2 = 125,\n+\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_3 = 129,\n+\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_4 = 133,\n+\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_5 = 137,\n+\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_6 = 141,\n+\tBNXT_ULP_ACT_PROP_IDX_OF_PUSH_MPLS_7 = 145,\n+\tBNXT_ULP_ACT_PROP_IDX_ENCAP_L2_DMAC = 149,\n+\tBNXT_ULP_ACT_PROP_IDX_ENCAP_L2_SMAC = 155,\n+\tBNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG = 161,\n+\tBNXT_ULP_ACT_PROP_IDX_ENCAP_IP = 169,\n+\tBNXT_ULP_ACT_PROP_IDX_ENCAP_IP_SRC = 201,\n+\tBNXT_ULP_ACT_PROP_IDX_ENCAP_UDP = 217,\n+\tBNXT_ULP_ACT_PROP_IDX_ENCAP_TUN = 221,\n+\tBNXT_ULP_ACT_PROP_IDX_JUMP = 253,\n+\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE = 257,\n+\tBNXT_ULP_ACT_PROP_IDX_RSS_TYPES = 265,\n+\tBNXT_ULP_ACT_PROP_IDX_RSS_LEVEL = 273,\n+\tBNXT_ULP_ACT_PROP_IDX_RSS_KEY_LEN = 277,\n+\tBNXT_ULP_ACT_PROP_IDX_RSS_KEY = 281,\n+\tBNXT_ULP_ACT_PROP_IDX_RSS_QUEUE_NUM = 321,\n+\tBNXT_ULP_ACT_PROP_IDX_RSS_QUEUE = 323,\n+\tBNXT_ULP_ACT_PROP_IDX_QUEUE_INDEX = 355,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_ID_UPDATE = 357,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_ID = 358,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_CIR = 362,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_EIR = 365,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_CBS = 368,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_EBS = 370,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_RFC2698 = 372,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_PM = 373,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_EBND = 374,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_CBND = 375,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_EBSM = 376,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_CBSM = 377,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_CF = 378,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_INST_ID = 379,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_INST_ECN_RMP_EN_UPDATE = 383,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_INST_ECN_RMP_EN = 384,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_INST_MTR_VAL_UPDATE = 385,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_INST_MTR_VAL = 386,\n+\tBNXT_ULP_ACT_PROP_IDX_GOTO_CHAINID = 387,\n+\tBNXT_ULP_ACT_PROP_IDX_LAST = 389\n };\n \n enum ulp_wp_sym {\n@@ -905,6 +1078,11 @@ enum ulp_wp_sym {\n \tULP_WP_SYM_L4_HDR_IS_UDP_TCP_IGNORE = 0,\n \tULP_WP_SYM_L4_HDR_IS_UDP_TCP_NO = 0,\n \tULP_WP_SYM_L4_HDR_IS_UDP_TCP_YES = 1,\n+\tULP_WP_SYM_EM_WM_OPCODE_OP_NORMAL = 0,\n+\tULP_WP_SYM_EM_WM_OPCODE_OP_RFS_FAST = 0,\n+\tULP_WP_SYM_EM_WM_OPCODE_OP_FAST = 0,\n+\tULP_WP_SYM_EM_WM_OPCODE_OP_RFS_ACT = 0,\n+\tULP_WP_SYM_EM_WM_OPCODE_OP_RECYCLE = 0,\n \tULP_WP_SYM_POP_VLAN_NO = 0,\n \tULP_WP_SYM_POP_VLAN_YES = 1,\n \tULP_WP_SYM_VLAN_DEL_RPT_DISABLED = 0,\n@@ -980,7 +1158,15 @@ enum ulp_wp_sym {\n \tULP_WP_SYM_VF_FUNC_PARIF = 15,\n \tULP_WP_SYM_NO = 0,\n \tULP_WP_SYM_YES = 1,\n-\tULP_WP_SYM_RECYCLE_DST = 0x800\n+\tULP_WP_SYM_RECYCLE_DST = 0x800,\n+\tULP_WP_SYM_VF_2_VFR_META_VAL = 0,\n+\tULP_WP_SYM_VF_2_VF_META_VAL = 0,\n+\tULP_WP_SYM_VF_2_VFR_META_MASK = 0,\n+\tULP_WP_SYM_META_PROFILE_0 = 0,\n+\tULP_WP_SYM_CHAIN_META_VAL = 0,\n+\tULP_WP_SYM_L2_ECPRI_ETYPE = 0,\n+\tULP_WP_SYM_L4_ECPRI_ETYPE = 0,\n+\tULP_WP_SYM_L2_ROE_ETYPE = 0\n };\n \n enum ulp_thor_sym {\n@@ -1139,6 +1325,11 @@ enum ulp_thor_sym {\n \tULP_THOR_SYM_L4_HDR_IS_UDP_TCP_IGNORE = 0,\n \tULP_THOR_SYM_L4_HDR_IS_UDP_TCP_NO = 0,\n \tULP_THOR_SYM_L4_HDR_IS_UDP_TCP_YES = 1,\n+\tULP_THOR_SYM_EM_WM_OPCODE_OP_NORMAL = 0,\n+\tULP_THOR_SYM_EM_WM_OPCODE_OP_RFS_FAST = 1,\n+\tULP_THOR_SYM_EM_WM_OPCODE_OP_FAST = 2,\n+\tULP_THOR_SYM_EM_WM_OPCODE_OP_RFS_ACT = 3,\n+\tULP_THOR_SYM_EM_WM_OPCODE_OP_RECYCLE = 4,\n \tULP_THOR_SYM_POP_VLAN_NO = 0,\n \tULP_THOR_SYM_POP_VLAN_YES = 1,\n \tULP_THOR_SYM_VLAN_DEL_RPT_DISABLED = 0,\n@@ -1214,1402 +1405,2472 @@ enum ulp_thor_sym {\n \tULP_THOR_SYM_VF_FUNC_PARIF = 15,\n \tULP_THOR_SYM_NO = 0,\n \tULP_THOR_SYM_YES = 1,\n-\tULP_THOR_SYM_RECYCLE_DST = 0x800\n+\tULP_THOR_SYM_RECYCLE_DST = 1039,\n+\tULP_THOR_SYM_VF_2_VFR_META_VAL = 8192,\n+\tULP_THOR_SYM_VF_2_VF_META_VAL = 4096,\n+\tULP_THOR_SYM_VF_2_VFR_META_MASK = 61440,\n+\tULP_THOR_SYM_META_PROFILE_0 = 0,\n+\tULP_THOR_SYM_CHAIN_META_VAL = 12288,\n+\tULP_THOR_SYM_L2_ECPRI_ETYPE = 44798,\n+\tULP_THOR_SYM_L4_ECPRI_ETYPE = 2048,\n+\tULP_THOR_SYM_L2_ROE_ETYPE = 64573\n };\n \n enum bnxt_ulp_class_hid {\n-\tBNXT_ULP_CLASS_HID_55dd = 0x55dd,\n-\tBNXT_ULP_CLASS_HID_1df1 = 0x1df1,\n-\tBNXT_ULP_CLASS_HID_3e55 = 0x3e55,\n-\tBNXT_ULP_CLASS_HID_0649 = 0x0649,\n-\tBNXT_ULP_CLASS_HID_1011 = 0x1011,\n-\tBNXT_ULP_CLASS_HID_40e9 = 0x40e9,\n-\tBNXT_ULP_CLASS_HID_3e99 = 0x3e99,\n-\tBNXT_ULP_CLASS_HID_06ad = 0x06ad,\n-\tBNXT_ULP_CLASS_HID_38c7 = 0x38c7,\n-\tBNXT_ULP_CLASS_HID_00fb = 0x00fb,\n-\tBNXT_ULP_CLASS_HID_24d3 = 0x24d3,\n-\tBNXT_ULP_CLASS_HID_559b = 0x559b,\n-\tBNXT_ULP_CLASS_HID_5003 = 0x5003,\n-\tBNXT_ULP_CLASS_HID_1837 = 0x1837,\n-\tBNXT_ULP_CLASS_HID_3bef = 0x3bef,\n-\tBNXT_ULP_CLASS_HID_0403 = 0x0403,\n-\tBNXT_ULP_CLASS_HID_3d3f = 0x3d3f,\n-\tBNXT_ULP_CLASS_HID_0543 = 0x0543,\n-\tBNXT_ULP_CLASS_HID_292b = 0x292b,\n-\tBNXT_ULP_CLASS_HID_59e3 = 0x59e3,\n-\tBNXT_ULP_CLASS_HID_5d3b = 0x5d3b,\n-\tBNXT_ULP_CLASS_HID_254f = 0x254f,\n-\tBNXT_ULP_CLASS_HID_4917 = 0x4917,\n-\tBNXT_ULP_CLASS_HID_113b = 0x113b,\n-\tBNXT_ULP_CLASS_HID_55fd = 0x55fd,\n-\tBNXT_ULP_CLASS_HID_1dd1 = 0x1dd1,\n-\tBNXT_ULP_CLASS_HID_3e75 = 0x3e75,\n-\tBNXT_ULP_CLASS_HID_0669 = 0x0669,\n-\tBNXT_ULP_CLASS_HID_1ba1 = 0x1ba1,\n-\tBNXT_ULP_CLASS_HID_4c69 = 0x4c69,\n-\tBNXT_ULP_CLASS_HID_0439 = 0x0439,\n-\tBNXT_ULP_CLASS_HID_34e1 = 0x34e1,\n-\tBNXT_ULP_CLASS_HID_0465 = 0x0465,\n-\tBNXT_ULP_CLASS_HID_352d = 0x352d,\n-\tBNXT_ULP_CLASS_HID_55b1 = 0x55b1,\n-\tBNXT_ULP_CLASS_HID_1da5 = 0x1da5,\n-\tBNXT_ULP_CLASS_HID_32fd = 0x32fd,\n-\tBNXT_ULP_CLASS_HID_63a5 = 0x63a5,\n-\tBNXT_ULP_CLASS_HID_1b75 = 0x1b75,\n-\tBNXT_ULP_CLASS_HID_4c3d = 0x4c3d,\n-\tBNXT_ULP_CLASS_HID_1031 = 0x1031,\n-\tBNXT_ULP_CLASS_HID_40c9 = 0x40c9,\n-\tBNXT_ULP_CLASS_HID_3eb9 = 0x3eb9,\n-\tBNXT_ULP_CLASS_HID_068d = 0x068d,\n-\tBNXT_ULP_CLASS_HID_5039 = 0x5039,\n-\tBNXT_ULP_CLASS_HID_180d = 0x180d,\n-\tBNXT_ULP_CLASS_HID_15fd = 0x15fd,\n-\tBNXT_ULP_CLASS_HID_46b5 = 0x46b5,\n-\tBNXT_ULP_CLASS_HID_303d = 0x303d,\n-\tBNXT_ULP_CLASS_HID_60f5 = 0x60f5,\n-\tBNXT_ULP_CLASS_HID_5ea5 = 0x5ea5,\n-\tBNXT_ULP_CLASS_HID_2689 = 0x2689,\n-\tBNXT_ULP_CLASS_HID_0771 = 0x0771,\n-\tBNXT_ULP_CLASS_HID_3809 = 0x3809,\n-\tBNXT_ULP_CLASS_HID_35f9 = 0x35f9,\n-\tBNXT_ULP_CLASS_HID_66b1 = 0x66b1,\n-\tBNXT_ULP_CLASS_HID_559d = 0x559d,\n-\tBNXT_ULP_CLASS_HID_1db1 = 0x1db1,\n-\tBNXT_ULP_CLASS_HID_3e15 = 0x3e15,\n-\tBNXT_ULP_CLASS_HID_0609 = 0x0609,\n-\tBNXT_ULP_CLASS_HID_1bc1 = 0x1bc1,\n-\tBNXT_ULP_CLASS_HID_4c09 = 0x4c09,\n-\tBNXT_ULP_CLASS_HID_0459 = 0x0459,\n-\tBNXT_ULP_CLASS_HID_3481 = 0x3481,\n-\tBNXT_ULP_CLASS_HID_0405 = 0x0405,\n-\tBNXT_ULP_CLASS_HID_354d = 0x354d,\n-\tBNXT_ULP_CLASS_HID_55d1 = 0x55d1,\n-\tBNXT_ULP_CLASS_HID_1dc5 = 0x1dc5,\n-\tBNXT_ULP_CLASS_HID_329d = 0x329d,\n-\tBNXT_ULP_CLASS_HID_63c5 = 0x63c5,\n-\tBNXT_ULP_CLASS_HID_1b15 = 0x1b15,\n-\tBNXT_ULP_CLASS_HID_4c5d = 0x4c5d,\n-\tBNXT_ULP_CLASS_HID_1051 = 0x1051,\n-\tBNXT_ULP_CLASS_HID_40a9 = 0x40a9,\n-\tBNXT_ULP_CLASS_HID_3ed9 = 0x3ed9,\n-\tBNXT_ULP_CLASS_HID_06ed = 0x06ed,\n-\tBNXT_ULP_CLASS_HID_5059 = 0x5059,\n-\tBNXT_ULP_CLASS_HID_186d = 0x186d,\n-\tBNXT_ULP_CLASS_HID_159d = 0x159d,\n-\tBNXT_ULP_CLASS_HID_46d5 = 0x46d5,\n-\tBNXT_ULP_CLASS_HID_305d = 0x305d,\n-\tBNXT_ULP_CLASS_HID_6095 = 0x6095,\n-\tBNXT_ULP_CLASS_HID_5ec5 = 0x5ec5,\n-\tBNXT_ULP_CLASS_HID_26e9 = 0x26e9,\n-\tBNXT_ULP_CLASS_HID_0711 = 0x0711,\n-\tBNXT_ULP_CLASS_HID_3869 = 0x3869,\n-\tBNXT_ULP_CLASS_HID_3599 = 0x3599,\n-\tBNXT_ULP_CLASS_HID_66d1 = 0x66d1,\n-\tBNXT_ULP_CLASS_HID_38e7 = 0x38e7,\n-\tBNXT_ULP_CLASS_HID_00db = 0x00db,\n-\tBNXT_ULP_CLASS_HID_24f3 = 0x24f3,\n-\tBNXT_ULP_CLASS_HID_55bb = 0x55bb,\n-\tBNXT_ULP_CLASS_HID_5023 = 0x5023,\n-\tBNXT_ULP_CLASS_HID_1817 = 0x1817,\n-\tBNXT_ULP_CLASS_HID_3bcf = 0x3bcf,\n-\tBNXT_ULP_CLASS_HID_0423 = 0x0423,\n-\tBNXT_ULP_CLASS_HID_58e3 = 0x58e3,\n-\tBNXT_ULP_CLASS_HID_20d7 = 0x20d7,\n-\tBNXT_ULP_CLASS_HID_448f = 0x448f,\n-\tBNXT_ULP_CLASS_HID_0ce3 = 0x0ce3,\n-\tBNXT_ULP_CLASS_HID_076b = 0x076b,\n-\tBNXT_ULP_CLASS_HID_3813 = 0x3813,\n-\tBNXT_ULP_CLASS_HID_5bcb = 0x5bcb,\n-\tBNXT_ULP_CLASS_HID_243f = 0x243f,\n-\tBNXT_ULP_CLASS_HID_144b = 0x144b,\n-\tBNXT_ULP_CLASS_HID_4573 = 0x4573,\n-\tBNXT_ULP_CLASS_HID_0057 = 0x0057,\n-\tBNXT_ULP_CLASS_HID_311f = 0x311f,\n-\tBNXT_ULP_CLASS_HID_2b87 = 0x2b87,\n-\tBNXT_ULP_CLASS_HID_5c4f = 0x5c4f,\n-\tBNXT_ULP_CLASS_HID_1793 = 0x1793,\n-\tBNXT_ULP_CLASS_HID_485b = 0x485b,\n-\tBNXT_ULP_CLASS_HID_3447 = 0x3447,\n-\tBNXT_ULP_CLASS_HID_650f = 0x650f,\n-\tBNXT_ULP_CLASS_HID_2053 = 0x2053,\n-\tBNXT_ULP_CLASS_HID_511b = 0x511b,\n-\tBNXT_ULP_CLASS_HID_4b83 = 0x4b83,\n-\tBNXT_ULP_CLASS_HID_13f7 = 0x13f7,\n-\tBNXT_ULP_CLASS_HID_37af = 0x37af,\n-\tBNXT_ULP_CLASS_HID_6857 = 0x6857,\n-\tBNXT_ULP_CLASS_HID_3d1f = 0x3d1f,\n-\tBNXT_ULP_CLASS_HID_0563 = 0x0563,\n-\tBNXT_ULP_CLASS_HID_290b = 0x290b,\n-\tBNXT_ULP_CLASS_HID_59c3 = 0x59c3,\n-\tBNXT_ULP_CLASS_HID_5d1b = 0x5d1b,\n-\tBNXT_ULP_CLASS_HID_256f = 0x256f,\n-\tBNXT_ULP_CLASS_HID_4937 = 0x4937,\n-\tBNXT_ULP_CLASS_HID_111b = 0x111b,\n-\tBNXT_ULP_CLASS_HID_25f4b = 0x25f4b,\n-\tBNXT_ULP_CLASS_HID_2275f = 0x2275f,\n-\tBNXT_ULP_CLASS_HID_24b67 = 0x24b67,\n-\tBNXT_ULP_CLASS_HID_2134b = 0x2134b,\n-\tBNXT_ULP_CLASS_HID_21683 = 0x21683,\n-\tBNXT_ULP_CLASS_HID_2475b = 0x2475b,\n-\tBNXT_ULP_CLASS_HID_202bf = 0x202bf,\n-\tBNXT_ULP_CLASS_HID_23377 = 0x23377,\n-\tBNXT_ULP_CLASS_HID_119db = 0x119db,\n-\tBNXT_ULP_CLASS_HID_14a93 = 0x14a93,\n-\tBNXT_ULP_CLASS_HID_105f7 = 0x105f7,\n-\tBNXT_ULP_CLASS_HID_1368f = 0x1368f,\n-\tBNXT_ULP_CLASS_HID_139c7 = 0x139c7,\n-\tBNXT_ULP_CLASS_HID_1022b = 0x1022b,\n-\tBNXT_ULP_CLASS_HID_125f3 = 0x125f3,\n-\tBNXT_ULP_CLASS_HID_1568b = 0x1568b,\n-\tBNXT_ULP_CLASS_HID_33c37 = 0x33c37,\n-\tBNXT_ULP_CLASS_HID_3041b = 0x3041b,\n-\tBNXT_ULP_CLASS_HID_32823 = 0x32823,\n-\tBNXT_ULP_CLASS_HID_358fb = 0x358fb,\n-\tBNXT_ULP_CLASS_HID_35c33 = 0x35c33,\n-\tBNXT_ULP_CLASS_HID_32407 = 0x32407,\n-\tBNXT_ULP_CLASS_HID_3482f = 0x3482f,\n-\tBNXT_ULP_CLASS_HID_31033 = 0x31033,\n-\tBNXT_ULP_CLASS_HID_3887 = 0x3887,\n-\tBNXT_ULP_CLASS_HID_00bb = 0x00bb,\n-\tBNXT_ULP_CLASS_HID_2493 = 0x2493,\n-\tBNXT_ULP_CLASS_HID_55db = 0x55db,\n-\tBNXT_ULP_CLASS_HID_5043 = 0x5043,\n-\tBNXT_ULP_CLASS_HID_1877 = 0x1877,\n-\tBNXT_ULP_CLASS_HID_3baf = 0x3baf,\n-\tBNXT_ULP_CLASS_HID_0443 = 0x0443,\n-\tBNXT_ULP_CLASS_HID_5883 = 0x5883,\n-\tBNXT_ULP_CLASS_HID_20b7 = 0x20b7,\n-\tBNXT_ULP_CLASS_HID_44ef = 0x44ef,\n-\tBNXT_ULP_CLASS_HID_0c83 = 0x0c83,\n-\tBNXT_ULP_CLASS_HID_070b = 0x070b,\n-\tBNXT_ULP_CLASS_HID_3873 = 0x3873,\n-\tBNXT_ULP_CLASS_HID_5bab = 0x5bab,\n-\tBNXT_ULP_CLASS_HID_245f = 0x245f,\n-\tBNXT_ULP_CLASS_HID_142b = 0x142b,\n-\tBNXT_ULP_CLASS_HID_4513 = 0x4513,\n-\tBNXT_ULP_CLASS_HID_0037 = 0x0037,\n-\tBNXT_ULP_CLASS_HID_317f = 0x317f,\n-\tBNXT_ULP_CLASS_HID_2be7 = 0x2be7,\n-\tBNXT_ULP_CLASS_HID_5c2f = 0x5c2f,\n-\tBNXT_ULP_CLASS_HID_17f3 = 0x17f3,\n-\tBNXT_ULP_CLASS_HID_483b = 0x483b,\n-\tBNXT_ULP_CLASS_HID_3427 = 0x3427,\n-\tBNXT_ULP_CLASS_HID_656f = 0x656f,\n-\tBNXT_ULP_CLASS_HID_2033 = 0x2033,\n-\tBNXT_ULP_CLASS_HID_517b = 0x517b,\n-\tBNXT_ULP_CLASS_HID_4be3 = 0x4be3,\n-\tBNXT_ULP_CLASS_HID_1397 = 0x1397,\n-\tBNXT_ULP_CLASS_HID_37cf = 0x37cf,\n-\tBNXT_ULP_CLASS_HID_6837 = 0x6837,\n-\tBNXT_ULP_CLASS_HID_3d7f = 0x3d7f,\n-\tBNXT_ULP_CLASS_HID_0503 = 0x0503,\n-\tBNXT_ULP_CLASS_HID_296b = 0x296b,\n-\tBNXT_ULP_CLASS_HID_59a3 = 0x59a3,\n-\tBNXT_ULP_CLASS_HID_5d7b = 0x5d7b,\n-\tBNXT_ULP_CLASS_HID_250f = 0x250f,\n-\tBNXT_ULP_CLASS_HID_4957 = 0x4957,\n-\tBNXT_ULP_CLASS_HID_117b = 0x117b,\n-\tBNXT_ULP_CLASS_HID_25f2b = 0x25f2b,\n-\tBNXT_ULP_CLASS_HID_2273f = 0x2273f,\n-\tBNXT_ULP_CLASS_HID_24b07 = 0x24b07,\n-\tBNXT_ULP_CLASS_HID_2132b = 0x2132b,\n-\tBNXT_ULP_CLASS_HID_216e3 = 0x216e3,\n-\tBNXT_ULP_CLASS_HID_2473b = 0x2473b,\n-\tBNXT_ULP_CLASS_HID_202df = 0x202df,\n-\tBNXT_ULP_CLASS_HID_23317 = 0x23317,\n-\tBNXT_ULP_CLASS_HID_119bb = 0x119bb,\n-\tBNXT_ULP_CLASS_HID_14af3 = 0x14af3,\n-\tBNXT_ULP_CLASS_HID_10597 = 0x10597,\n-\tBNXT_ULP_CLASS_HID_136ef = 0x136ef,\n-\tBNXT_ULP_CLASS_HID_139a7 = 0x139a7,\n-\tBNXT_ULP_CLASS_HID_1024b = 0x1024b,\n-\tBNXT_ULP_CLASS_HID_12593 = 0x12593,\n-\tBNXT_ULP_CLASS_HID_156eb = 0x156eb,\n-\tBNXT_ULP_CLASS_HID_33c57 = 0x33c57,\n-\tBNXT_ULP_CLASS_HID_3047b = 0x3047b,\n-\tBNXT_ULP_CLASS_HID_32843 = 0x32843,\n-\tBNXT_ULP_CLASS_HID_3589b = 0x3589b,\n-\tBNXT_ULP_CLASS_HID_35c53 = 0x35c53,\n-\tBNXT_ULP_CLASS_HID_32467 = 0x32467,\n-\tBNXT_ULP_CLASS_HID_3484f = 0x3484f,\n-\tBNXT_ULP_CLASS_HID_31053 = 0x31053,\n-\tBNXT_ULP_CLASS_HID_5ce1 = 0x5ce1,\n-\tBNXT_ULP_CLASS_HID_4579 = 0x4579,\n-\tBNXT_ULP_CLASS_HID_1735 = 0x1735,\n-\tBNXT_ULP_CLASS_HID_45bd = 0x45bd,\n-\tBNXT_ULP_CLASS_HID_3feb = 0x3feb,\n-\tBNXT_ULP_CLASS_HID_2bf7 = 0x2bf7,\n-\tBNXT_ULP_CLASS_HID_5727 = 0x5727,\n-\tBNXT_ULP_CLASS_HID_4333 = 0x4333,\n-\tBNXT_ULP_CLASS_HID_4453 = 0x4453,\n-\tBNXT_ULP_CLASS_HID_304f = 0x304f,\n-\tBNXT_ULP_CLASS_HID_645f = 0x645f,\n-\tBNXT_ULP_CLASS_HID_504b = 0x504b,\n-\tBNXT_ULP_CLASS_HID_5cc1 = 0x5cc1,\n-\tBNXT_ULP_CLASS_HID_4559 = 0x4559,\n-\tBNXT_ULP_CLASS_HID_2285 = 0x2285,\n-\tBNXT_ULP_CLASS_HID_0b1d = 0x0b1d,\n-\tBNXT_ULP_CLASS_HID_0b49 = 0x0b49,\n-\tBNXT_ULP_CLASS_HID_5c95 = 0x5c95,\n-\tBNXT_ULP_CLASS_HID_39c1 = 0x39c1,\n-\tBNXT_ULP_CLASS_HID_2259 = 0x2259,\n-\tBNXT_ULP_CLASS_HID_1715 = 0x1715,\n-\tBNXT_ULP_CLASS_HID_459d = 0x459d,\n-\tBNXT_ULP_CLASS_HID_571d = 0x571d,\n-\tBNXT_ULP_CLASS_HID_1cd1 = 0x1cd1,\n-\tBNXT_ULP_CLASS_HID_3711 = 0x3711,\n-\tBNXT_ULP_CLASS_HID_6599 = 0x6599,\n-\tBNXT_ULP_CLASS_HID_0e55 = 0x0e55,\n-\tBNXT_ULP_CLASS_HID_3cdd = 0x3cdd,\n-\tBNXT_ULP_CLASS_HID_5ca1 = 0x5ca1,\n-\tBNXT_ULP_CLASS_HID_4539 = 0x4539,\n-\tBNXT_ULP_CLASS_HID_22e5 = 0x22e5,\n-\tBNXT_ULP_CLASS_HID_0b7d = 0x0b7d,\n-\tBNXT_ULP_CLASS_HID_0b29 = 0x0b29,\n-\tBNXT_ULP_CLASS_HID_5cf5 = 0x5cf5,\n-\tBNXT_ULP_CLASS_HID_39a1 = 0x39a1,\n-\tBNXT_ULP_CLASS_HID_2239 = 0x2239,\n-\tBNXT_ULP_CLASS_HID_1775 = 0x1775,\n-\tBNXT_ULP_CLASS_HID_45fd = 0x45fd,\n-\tBNXT_ULP_CLASS_HID_577d = 0x577d,\n-\tBNXT_ULP_CLASS_HID_1cb1 = 0x1cb1,\n-\tBNXT_ULP_CLASS_HID_3771 = 0x3771,\n-\tBNXT_ULP_CLASS_HID_65f9 = 0x65f9,\n-\tBNXT_ULP_CLASS_HID_0e35 = 0x0e35,\n-\tBNXT_ULP_CLASS_HID_3cbd = 0x3cbd,\n-\tBNXT_ULP_CLASS_HID_3fcb = 0x3fcb,\n-\tBNXT_ULP_CLASS_HID_2bd7 = 0x2bd7,\n-\tBNXT_ULP_CLASS_HID_5707 = 0x5707,\n-\tBNXT_ULP_CLASS_HID_4313 = 0x4313,\n-\tBNXT_ULP_CLASS_HID_5fc7 = 0x5fc7,\n-\tBNXT_ULP_CLASS_HID_4bd3 = 0x4bd3,\n-\tBNXT_ULP_CLASS_HID_0e4f = 0x0e4f,\n-\tBNXT_ULP_CLASS_HID_632f = 0x632f,\n-\tBNXT_ULP_CLASS_HID_1baf = 0x1baf,\n-\tBNXT_ULP_CLASS_HID_07bb = 0x07bb,\n-\tBNXT_ULP_CLASS_HID_32eb = 0x32eb,\n-\tBNXT_ULP_CLASS_HID_1ef7 = 0x1ef7,\n-\tBNXT_ULP_CLASS_HID_3bab = 0x3bab,\n-\tBNXT_ULP_CLASS_HID_27b7 = 0x27b7,\n-\tBNXT_ULP_CLASS_HID_52e7 = 0x52e7,\n-\tBNXT_ULP_CLASS_HID_3ef3 = 0x3ef3,\n-\tBNXT_ULP_CLASS_HID_4473 = 0x4473,\n-\tBNXT_ULP_CLASS_HID_306f = 0x306f,\n-\tBNXT_ULP_CLASS_HID_647f = 0x647f,\n-\tBNXT_ULP_CLASS_HID_506b = 0x506b,\n-\tBNXT_ULP_CLASS_HID_266af = 0x266af,\n-\tBNXT_ULP_CLASS_HID_2525b = 0x2525b,\n-\tBNXT_ULP_CLASS_HID_21de7 = 0x21de7,\n-\tBNXT_ULP_CLASS_HID_20993 = 0x20993,\n-\tBNXT_ULP_CLASS_HID_1213f = 0x1213f,\n-\tBNXT_ULP_CLASS_HID_10d2b = 0x10d2b,\n-\tBNXT_ULP_CLASS_HID_1413b = 0x1413b,\n-\tBNXT_ULP_CLASS_HID_12cd7 = 0x12cd7,\n-\tBNXT_ULP_CLASS_HID_3436b = 0x3436b,\n-\tBNXT_ULP_CLASS_HID_32f07 = 0x32f07,\n-\tBNXT_ULP_CLASS_HID_36317 = 0x36317,\n-\tBNXT_ULP_CLASS_HID_34f03 = 0x34f03,\n-\tBNXT_ULP_CLASS_HID_3fab = 0x3fab,\n-\tBNXT_ULP_CLASS_HID_2bb7 = 0x2bb7,\n-\tBNXT_ULP_CLASS_HID_5767 = 0x5767,\n-\tBNXT_ULP_CLASS_HID_4373 = 0x4373,\n-\tBNXT_ULP_CLASS_HID_5fa7 = 0x5fa7,\n-\tBNXT_ULP_CLASS_HID_4bb3 = 0x4bb3,\n-\tBNXT_ULP_CLASS_HID_0e2f = 0x0e2f,\n-\tBNXT_ULP_CLASS_HID_634f = 0x634f,\n-\tBNXT_ULP_CLASS_HID_1bcf = 0x1bcf,\n-\tBNXT_ULP_CLASS_HID_07db = 0x07db,\n-\tBNXT_ULP_CLASS_HID_328b = 0x328b,\n-\tBNXT_ULP_CLASS_HID_1e97 = 0x1e97,\n-\tBNXT_ULP_CLASS_HID_3bcb = 0x3bcb,\n-\tBNXT_ULP_CLASS_HID_27d7 = 0x27d7,\n-\tBNXT_ULP_CLASS_HID_5287 = 0x5287,\n-\tBNXT_ULP_CLASS_HID_3e93 = 0x3e93,\n-\tBNXT_ULP_CLASS_HID_4413 = 0x4413,\n-\tBNXT_ULP_CLASS_HID_300f = 0x300f,\n-\tBNXT_ULP_CLASS_HID_641f = 0x641f,\n-\tBNXT_ULP_CLASS_HID_500b = 0x500b,\n-\tBNXT_ULP_CLASS_HID_266cf = 0x266cf,\n-\tBNXT_ULP_CLASS_HID_2523b = 0x2523b,\n-\tBNXT_ULP_CLASS_HID_21d87 = 0x21d87,\n-\tBNXT_ULP_CLASS_HID_209f3 = 0x209f3,\n-\tBNXT_ULP_CLASS_HID_1215f = 0x1215f,\n-\tBNXT_ULP_CLASS_HID_10d4b = 0x10d4b,\n-\tBNXT_ULP_CLASS_HID_1415b = 0x1415b,\n-\tBNXT_ULP_CLASS_HID_12cb7 = 0x12cb7,\n-\tBNXT_ULP_CLASS_HID_3430b = 0x3430b,\n-\tBNXT_ULP_CLASS_HID_32f67 = 0x32f67,\n-\tBNXT_ULP_CLASS_HID_36377 = 0x36377,\n-\tBNXT_ULP_CLASS_HID_34f63 = 0x34f63,\n-\tBNXT_ULP_CLASS_HID_29b5 = 0x29b5,\n-\tBNXT_ULP_CLASS_HID_29ad = 0x29ad,\n-\tBNXT_ULP_CLASS_HID_29b7 = 0x29b7,\n-\tBNXT_ULP_CLASS_HID_1583 = 0x1583,\n-\tBNXT_ULP_CLASS_HID_29af = 0x29af,\n-\tBNXT_ULP_CLASS_HID_159b = 0x159b,\n-\tBNXT_ULP_CLASS_HID_2995 = 0x2995,\n-\tBNXT_ULP_CLASS_HID_298d = 0x298d,\n-\tBNXT_ULP_CLASS_HID_29f5 = 0x29f5,\n-\tBNXT_ULP_CLASS_HID_29ed = 0x29ed,\n-\tBNXT_ULP_CLASS_HID_2997 = 0x2997,\n-\tBNXT_ULP_CLASS_HID_15a3 = 0x15a3,\n-\tBNXT_ULP_CLASS_HID_298f = 0x298f,\n-\tBNXT_ULP_CLASS_HID_15bb = 0x15bb,\n-\tBNXT_ULP_CLASS_HID_29f7 = 0x29f7,\n-\tBNXT_ULP_CLASS_HID_15c3 = 0x15c3,\n-\tBNXT_ULP_CLASS_HID_29ef = 0x29ef,\n-\tBNXT_ULP_CLASS_HID_15db = 0x15db,\n-\tBNXT_ULP_CLASS_HID_1151 = 0x1151,\n-\tBNXT_ULP_CLASS_HID_315d = 0x315d,\n-\tBNXT_ULP_CLASS_HID_3612 = 0x3612,\n-\tBNXT_ULP_CLASS_HID_66da = 0x66da,\n-\tBNXT_ULP_CLASS_HID_243ca = 0x243ca,\n-\tBNXT_ULP_CLASS_HID_20d8e = 0x20d8e,\n-\tBNXT_ULP_CLASS_HID_2e082 = 0x2e082,\n-\tBNXT_ULP_CLASS_HID_2ab46 = 0x2ab46,\n-\tBNXT_ULP_CLASS_HID_25226 = 0x25226,\n-\tBNXT_ULP_CLASS_HID_25cea = 0x25cea,\n-\tBNXT_ULP_CLASS_HID_2c82a = 0x2c82a,\n-\tBNXT_ULP_CLASS_HID_2f9a2 = 0x2f9a2,\n-\tBNXT_ULP_CLASS_HID_23b56 = 0x23b56,\n-\tBNXT_ULP_CLASS_HID_205da = 0x205da,\n-\tBNXT_ULP_CLASS_HID_2d8ce = 0x2d8ce,\n-\tBNXT_ULP_CLASS_HID_2a2d2 = 0x2a2d2,\n-\tBNXT_ULP_CLASS_HID_24a72 = 0x24a72,\n-\tBNXT_ULP_CLASS_HID_25476 = 0x25476,\n-\tBNXT_ULP_CLASS_HID_2c076 = 0x2c076,\n-\tBNXT_ULP_CLASS_HID_2f1ee = 0x2f1ee,\n-\tBNXT_ULP_CLASS_HID_20bb6 = 0x20bb6,\n-\tBNXT_ULP_CLASS_HID_23d2e = 0x23d2e,\n-\tBNXT_ULP_CLASS_HID_2a96e = 0x2a96e,\n-\tBNXT_ULP_CLASS_HID_2dae6 = 0x2dae6,\n-\tBNXT_ULP_CLASS_HID_25af2 = 0x25af2,\n-\tBNXT_ULP_CLASS_HID_24c6a = 0x24c6a,\n-\tBNXT_ULP_CLASS_HID_2c7aa = 0x2c7aa,\n-\tBNXT_ULP_CLASS_HID_2c26e = 0x2c26e,\n-\tBNXT_ULP_CLASS_HID_203e2 = 0x203e2,\n-\tBNXT_ULP_CLASS_HID_2357a = 0x2357a,\n-\tBNXT_ULP_CLASS_HID_2a0fa = 0x2a0fa,\n-\tBNXT_ULP_CLASS_HID_2d272 = 0x2d272,\n-\tBNXT_ULP_CLASS_HID_2527e = 0x2527e,\n-\tBNXT_ULP_CLASS_HID_243f6 = 0x243f6,\n-\tBNXT_ULP_CLASS_HID_2fff6 = 0x2fff6,\n-\tBNXT_ULP_CLASS_HID_2e16e = 0x2e16e,\n-\tBNXT_ULP_CLASS_HID_2422d = 0x2422d,\n-\tBNXT_ULP_CLASS_HID_20c69 = 0x20c69,\n-\tBNXT_ULP_CLASS_HID_2e165 = 0x2e165,\n-\tBNXT_ULP_CLASS_HID_2aaa1 = 0x2aaa1,\n-\tBNXT_ULP_CLASS_HID_253c1 = 0x253c1,\n-\tBNXT_ULP_CLASS_HID_25d0d = 0x25d0d,\n-\tBNXT_ULP_CLASS_HID_2c9cd = 0x2c9cd,\n-\tBNXT_ULP_CLASS_HID_2f845 = 0x2f845,\n-\tBNXT_ULP_CLASS_HID_25afd = 0x25afd,\n-\tBNXT_ULP_CLASS_HID_22439 = 0x22439,\n-\tBNXT_ULP_CLASS_HID_290f9 = 0x290f9,\n-\tBNXT_ULP_CLASS_HID_2c371 = 0x2c371,\n-\tBNXT_ULP_CLASS_HID_24355 = 0x24355,\n-\tBNXT_ULP_CLASS_HID_275dd = 0x275dd,\n-\tBNXT_ULP_CLASS_HID_2e19d = 0x2e19d,\n-\tBNXT_ULP_CLASS_HID_2d015 = 0x2d015,\n-\tBNXT_ULP_CLASS_HID_2560d = 0x2560d,\n-\tBNXT_ULP_CLASS_HID_21049 = 0x21049,\n-\tBNXT_ULP_CLASS_HID_28c09 = 0x28c09,\n-\tBNXT_ULP_CLASS_HID_2be89 = 0x2be89,\n-\tBNXT_ULP_CLASS_HID_267a9 = 0x267a9,\n-\tBNXT_ULP_CLASS_HID_261ed = 0x261ed,\n-\tBNXT_ULP_CLASS_HID_2ddad = 0x2ddad,\n-\tBNXT_ULP_CLASS_HID_2cc2d = 0x2cc2d,\n-\tBNXT_ULP_CLASS_HID_26edd = 0x26edd,\n-\tBNXT_ULP_CLASS_HID_22819 = 0x22819,\n-\tBNXT_ULP_CLASS_HID_2a4d9 = 0x2a4d9,\n-\tBNXT_ULP_CLASS_HID_2d759 = 0x2d759,\n-\tBNXT_ULP_CLASS_HID_2573d = 0x2573d,\n-\tBNXT_ULP_CLASS_HID_279bd = 0x279bd,\n-\tBNXT_ULP_CLASS_HID_2f27d = 0x2f27d,\n-\tBNXT_ULP_CLASS_HID_2e4fd = 0x2e4fd,\n-\tBNXT_ULP_CLASS_HID_24fbe = 0x24fbe,\n-\tBNXT_ULP_CLASS_HID_201fa = 0x201fa,\n-\tBNXT_ULP_CLASS_HID_2ecf6 = 0x2ecf6,\n-\tBNXT_ULP_CLASS_HID_2a732 = 0x2a732,\n-\tBNXT_ULP_CLASS_HID_25e52 = 0x25e52,\n-\tBNXT_ULP_CLASS_HID_2509e = 0x2509e,\n-\tBNXT_ULP_CLASS_HID_2c45e = 0x2c45e,\n-\tBNXT_ULP_CLASS_HID_2f5d6 = 0x2f5d6,\n-\tBNXT_ULP_CLASS_HID_23722 = 0x23722,\n-\tBNXT_ULP_CLASS_HID_209ae = 0x209ae,\n-\tBNXT_ULP_CLASS_HID_2d4ba = 0x2d4ba,\n-\tBNXT_ULP_CLASS_HID_2aea6 = 0x2aea6,\n-\tBNXT_ULP_CLASS_HID_24606 = 0x24606,\n-\tBNXT_ULP_CLASS_HID_25802 = 0x25802,\n-\tBNXT_ULP_CLASS_HID_2cc02 = 0x2cc02,\n-\tBNXT_ULP_CLASS_HID_2fd9a = 0x2fd9a,\n-\tBNXT_ULP_CLASS_HID_207c2 = 0x207c2,\n-\tBNXT_ULP_CLASS_HID_2315a = 0x2315a,\n-\tBNXT_ULP_CLASS_HID_2a51a = 0x2a51a,\n-\tBNXT_ULP_CLASS_HID_2d692 = 0x2d692,\n-\tBNXT_ULP_CLASS_HID_25686 = 0x25686,\n-\tBNXT_ULP_CLASS_HID_2401e = 0x2401e,\n-\tBNXT_ULP_CLASS_HID_2cbde = 0x2cbde,\n-\tBNXT_ULP_CLASS_HID_2ce1a = 0x2ce1a,\n-\tBNXT_ULP_CLASS_HID_20f96 = 0x20f96,\n-\tBNXT_ULP_CLASS_HID_2390e = 0x2390e,\n-\tBNXT_ULP_CLASS_HID_2ac8e = 0x2ac8e,\n-\tBNXT_ULP_CLASS_HID_2de06 = 0x2de06,\n-\tBNXT_ULP_CLASS_HID_25e0a = 0x25e0a,\n-\tBNXT_ULP_CLASS_HID_24f82 = 0x24f82,\n-\tBNXT_ULP_CLASS_HID_2f382 = 0x2f382,\n-\tBNXT_ULP_CLASS_HID_2ed1a = 0x2ed1a,\n-\tBNXT_ULP_CLASS_HID_2576e = 0x2576e,\n-\tBNXT_ULP_CLASS_HID_229aa = 0x229aa,\n-\tBNXT_ULP_CLASS_HID_29d6a = 0x29d6a,\n-\tBNXT_ULP_CLASS_HID_2cee2 = 0x2cee2,\n-\tBNXT_ULP_CLASS_HID_24ec6 = 0x24ec6,\n-\tBNXT_ULP_CLASS_HID_2784e = 0x2784e,\n-\tBNXT_ULP_CLASS_HID_2ec0e = 0x2ec0e,\n-\tBNXT_ULP_CLASS_HID_2dd86 = 0x2dd86,\n-\tBNXT_ULP_CLASS_HID_25f22 = 0x25f22,\n-\tBNXT_ULP_CLASS_HID_2112e = 0x2112e,\n-\tBNXT_ULP_CLASS_HID_2852e = 0x2852e,\n-\tBNXT_ULP_CLASS_HID_2b6a6 = 0x2b6a6,\n-\tBNXT_ULP_CLASS_HID_26d86 = 0x26d86,\n-\tBNXT_ULP_CLASS_HID_26002 = 0x26002,\n-\tBNXT_ULP_CLASS_HID_2eb82 = 0x2eb82,\n-\tBNXT_ULP_CLASS_HID_2c50a = 0x2c50a,\n-\tBNXT_ULP_CLASS_HID_22f82 = 0x22f82,\n-\tBNXT_ULP_CLASS_HID_2590a = 0x2590a,\n-\tBNXT_ULP_CLASS_HID_2ccca = 0x2ccca,\n-\tBNXT_ULP_CLASS_HID_28706 = 0x28706,\n-\tBNXT_ULP_CLASS_HID_27e46 = 0x27e46,\n-\tBNXT_ULP_CLASS_HID_26fce = 0x26fce,\n-\tBNXT_ULP_CLASS_HID_2d38e = 0x2d38e,\n-\tBNXT_ULP_CLASS_HID_2d5ca = 0x2d5ca,\n-\tBNXT_ULP_CLASS_HID_21706 = 0x21706,\n-\tBNXT_ULP_CLASS_HID_2408e = 0x2408e,\n-\tBNXT_ULP_CLASS_HID_2b48e = 0x2b48e,\n-\tBNXT_ULP_CLASS_HID_28e8a = 0x28e8a,\n-\tBNXT_ULP_CLASS_HID_2660a = 0x2660a,\n-\tBNXT_ULP_CLASS_HID_25782 = 0x25782,\n-\tBNXT_ULP_CLASS_HID_2db02 = 0x2db02,\n-\tBNXT_ULP_CLASS_HID_2dd8e = 0x2dd8e,\n-\tBNXT_ULP_CLASS_HID_25b9e = 0x25b9e,\n-\tBNXT_ULP_CLASS_HID_21dda = 0x21dda,\n-\tBNXT_ULP_CLASS_HID_2819a = 0x2819a,\n-\tBNXT_ULP_CLASS_HID_2b31a = 0x2b31a,\n-\tBNXT_ULP_CLASS_HID_26a3a = 0x26a3a,\n-\tBNXT_ULP_CLASS_HID_26c7e = 0x26c7e,\n-\tBNXT_ULP_CLASS_HID_2d03e = 0x2d03e,\n-\tBNXT_ULP_CLASS_HID_2c1be = 0x2c1be,\n-\tBNXT_ULP_CLASS_HID_2430a = 0x2430a,\n-\tBNXT_ULP_CLASS_HID_2058e = 0x2058e,\n-\tBNXT_ULP_CLASS_HID_2890e = 0x2890e,\n-\tBNXT_ULP_CLASS_HID_2ba8e = 0x2ba8e,\n-\tBNXT_ULP_CLASS_HID_251ae = 0x251ae,\n-\tBNXT_ULP_CLASS_HID_2542a = 0x2542a,\n-\tBNXT_ULP_CLASS_HID_2dfaa = 0x2dfaa,\n-\tBNXT_ULP_CLASS_HID_2c93a = 0x2c93a,\n-\tBNXT_ULP_CLASS_HID_213ca = 0x213ca,\n-\tBNXT_ULP_CLASS_HID_24d5a = 0x24d5a,\n-\tBNXT_ULP_CLASS_HID_2b11a = 0x2b11a,\n-\tBNXT_ULP_CLASS_HID_28b4e = 0x28b4e,\n-\tBNXT_ULP_CLASS_HID_2624e = 0x2624e,\n-\tBNXT_ULP_CLASS_HID_253de = 0x253de,\n-\tBNXT_ULP_CLASS_HID_2c79e = 0x2c79e,\n-\tBNXT_ULP_CLASS_HID_2d9da = 0x2d9da,\n-\tBNXT_ULP_CLASS_HID_21b1e = 0x21b1e,\n-\tBNXT_ULP_CLASS_HID_2350e = 0x2350e,\n-\tBNXT_ULP_CLASS_HID_2b88e = 0x2b88e,\n-\tBNXT_ULP_CLASS_HID_2ea0e = 0x2ea0e,\n-\tBNXT_ULP_CLASS_HID_26a0a = 0x26a0a,\n-\tBNXT_ULP_CLASS_HID_25b8a = 0x25b8a,\n-\tBNXT_ULP_CLASS_HID_2cf0a = 0x2cf0a,\n-\tBNXT_ULP_CLASS_HID_2c18e = 0x2c18e,\n-\tBNXT_ULP_CLASS_HID_2634e = 0x2634e,\n-\tBNXT_ULP_CLASS_HID_2258a = 0x2258a,\n-\tBNXT_ULP_CLASS_HID_2a94a = 0x2a94a,\n-\tBNXT_ULP_CLASS_HID_2daca = 0x2daca,\n-\tBNXT_ULP_CLASS_HID_25aae = 0x25aae,\n-\tBNXT_ULP_CLASS_HID_2742e = 0x2742e,\n-\tBNXT_ULP_CLASS_HID_2ffee = 0x2ffee,\n-\tBNXT_ULP_CLASS_HID_2e96e = 0x2e96e,\n-\tBNXT_ULP_CLASS_HID_26b0a = 0x26b0a,\n-\tBNXT_ULP_CLASS_HID_22d0e = 0x22d0e,\n-\tBNXT_ULP_CLASS_HID_2910e = 0x2910e,\n-\tBNXT_ULP_CLASS_HID_2c28e = 0x2c28e,\n-\tBNXT_ULP_CLASS_HID_2422a = 0x2422a,\n-\tBNXT_ULP_CLASS_HID_273aa = 0x273aa,\n-\tBNXT_ULP_CLASS_HID_2e7aa = 0x2e7aa,\n-\tBNXT_ULP_CLASS_HID_2d12a = 0x2d12a,\n-\tBNXT_ULP_CLASS_HID_23b8a = 0x23b8a,\n-\tBNXT_ULP_CLASS_HID_2550a = 0x2550a,\n-\tBNXT_ULP_CLASS_HID_2d8ca = 0x2d8ca,\n-\tBNXT_ULP_CLASS_HID_2930e = 0x2930e,\n-\tBNXT_ULP_CLASS_HID_24a0e = 0x24a0e,\n-\tBNXT_ULP_CLASS_HID_24c4a = 0x24c4a,\n-\tBNXT_ULP_CLASS_HID_2ef4e = 0x2ef4e,\n-\tBNXT_ULP_CLASS_HID_2e18a = 0x2e18a,\n-\tBNXT_ULP_CLASS_HID_2230e = 0x2230e,\n-\tBNXT_ULP_CLASS_HID_25c8e = 0x25c8e,\n-\tBNXT_ULP_CLASS_HID_2c08e = 0x2c08e,\n-\tBNXT_ULP_CLASS_HID_29a8a = 0x29a8a,\n-\tBNXT_ULP_CLASS_HID_2718a = 0x2718a,\n-\tBNXT_ULP_CLASS_HID_2630a = 0x2630a,\n-\tBNXT_ULP_CLASS_HID_2d70a = 0x2d70a,\n-\tBNXT_ULP_CLASS_HID_2e90e = 0x2e90e,\n-\tBNXT_ULP_CLASS_HID_24e91 = 0x24e91,\n-\tBNXT_ULP_CLASS_HID_200d5 = 0x200d5,\n-\tBNXT_ULP_CLASS_HID_2edd9 = 0x2edd9,\n-\tBNXT_ULP_CLASS_HID_2a61d = 0x2a61d,\n-\tBNXT_ULP_CLASS_HID_25f7d = 0x25f7d,\n-\tBNXT_ULP_CLASS_HID_251b1 = 0x251b1,\n-\tBNXT_ULP_CLASS_HID_2c571 = 0x2c571,\n-\tBNXT_ULP_CLASS_HID_2f4f9 = 0x2f4f9,\n-\tBNXT_ULP_CLASS_HID_25641 = 0x25641,\n-\tBNXT_ULP_CLASS_HID_22885 = 0x22885,\n-\tBNXT_ULP_CLASS_HID_29c45 = 0x29c45,\n-\tBNXT_ULP_CLASS_HID_2cfcd = 0x2cfcd,\n-\tBNXT_ULP_CLASS_HID_24fe9 = 0x24fe9,\n-\tBNXT_ULP_CLASS_HID_27961 = 0x27961,\n-\tBNXT_ULP_CLASS_HID_2ed21 = 0x2ed21,\n-\tBNXT_ULP_CLASS_HID_2dca9 = 0x2dca9,\n-\tBNXT_ULP_CLASS_HID_25ab1 = 0x25ab1,\n-\tBNXT_ULP_CLASS_HID_21cf5 = 0x21cf5,\n-\tBNXT_ULP_CLASS_HID_280b5 = 0x280b5,\n-\tBNXT_ULP_CLASS_HID_2b235 = 0x2b235,\n-\tBNXT_ULP_CLASS_HID_26b15 = 0x26b15,\n-\tBNXT_ULP_CLASS_HID_26d51 = 0x26d51,\n-\tBNXT_ULP_CLASS_HID_2d111 = 0x2d111,\n-\tBNXT_ULP_CLASS_HID_2c091 = 0x2c091,\n-\tBNXT_ULP_CLASS_HID_26261 = 0x26261,\n-\tBNXT_ULP_CLASS_HID_224a5 = 0x224a5,\n-\tBNXT_ULP_CLASS_HID_2a865 = 0x2a865,\n-\tBNXT_ULP_CLASS_HID_2dbe5 = 0x2dbe5,\n-\tBNXT_ULP_CLASS_HID_25b81 = 0x25b81,\n-\tBNXT_ULP_CLASS_HID_27501 = 0x27501,\n-\tBNXT_ULP_CLASS_HID_2fec1 = 0x2fec1,\n-\tBNXT_ULP_CLASS_HID_2e841 = 0x2e841,\n-\tBNXT_ULP_CLASS_HID_24085 = 0x24085,\n-\tBNXT_ULP_CLASS_HID_21ac5 = 0x21ac5,\n-\tBNXT_ULP_CLASS_HID_28e85 = 0x28e85,\n-\tBNXT_ULP_CLASS_HID_2b80d = 0x2b80d,\n-\tBNXT_ULP_CLASS_HID_2516d = 0x2516d,\n-\tBNXT_ULP_CLASS_HID_26ba5 = 0x26ba5,\n-\tBNXT_ULP_CLASS_HID_2df65 = 0x2df65,\n-\tBNXT_ULP_CLASS_HID_2ceed = 0x2ceed,\n-\tBNXT_ULP_CLASS_HID_26845 = 0x26845,\n-\tBNXT_ULP_CLASS_HID_22285 = 0x22285,\n-\tBNXT_ULP_CLASS_HID_29645 = 0x29645,\n-\tBNXT_ULP_CLASS_HID_2c1cd = 0x2c1cd,\n-\tBNXT_ULP_CLASS_HID_2418d = 0x2418d,\n-\tBNXT_ULP_CLASS_HID_27365 = 0x27365,\n-\tBNXT_ULP_CLASS_HID_2e725 = 0x2e725,\n-\tBNXT_ULP_CLASS_HID_2d6ad = 0x2d6ad,\n-\tBNXT_ULP_CLASS_HID_25ca5 = 0x25ca5,\n-\tBNXT_ULP_CLASS_HID_216e5 = 0x216e5,\n-\tBNXT_ULP_CLASS_HID_29aa5 = 0x29aa5,\n-\tBNXT_ULP_CLASS_HID_2b425 = 0x2b425,\n-\tBNXT_ULP_CLASS_HID_26d05 = 0x26d05,\n-\tBNXT_ULP_CLASS_HID_26745 = 0x26745,\n-\tBNXT_ULP_CLASS_HID_2eb05 = 0x2eb05,\n-\tBNXT_ULP_CLASS_HID_2da85 = 0x2da85,\n-\tBNXT_ULP_CLASS_HID_20cc5 = 0x20cc5,\n-\tBNXT_ULP_CLASS_HID_23ea5 = 0x23ea5,\n-\tBNXT_ULP_CLASS_HID_2a265 = 0x2a265,\n-\tBNXT_ULP_CLASS_HID_2dde5 = 0x2dde5,\n-\tBNXT_ULP_CLASS_HID_25da5 = 0x25da5,\n-\tBNXT_ULP_CLASS_HID_24f05 = 0x24f05,\n-\tBNXT_ULP_CLASS_HID_2f0c5 = 0x2f0c5,\n-\tBNXT_ULP_CLASS_HID_2e245 = 0x2e245,\n-\tBNXT_ULP_CLASS_HID_24d8b = 0x24d8b,\n-\tBNXT_ULP_CLASS_HID_207cf = 0x207cf,\n-\tBNXT_ULP_CLASS_HID_28b8f = 0x28b8f,\n-\tBNXT_ULP_CLASS_HID_2a517 = 0x2a517,\n-\tBNXT_ULP_CLASS_HID_25277 = 0x25277,\n-\tBNXT_ULP_CLASS_HID_254ab = 0x254ab,\n-\tBNXT_ULP_CLASS_HID_2d86b = 0x2d86b,\n-\tBNXT_ULP_CLASS_HID_2cbf3 = 0x2cbf3,\n-\tBNXT_ULP_CLASS_HID_2554b = 0x2554b,\n-\tBNXT_ULP_CLASS_HID_22f8f = 0x22f8f,\n-\tBNXT_ULP_CLASS_HID_2934f = 0x2934f,\n-\tBNXT_ULP_CLASS_HID_2c2c7 = 0x2c2c7,\n-\tBNXT_ULP_CLASS_HID_242e3 = 0x242e3,\n-\tBNXT_ULP_CLASS_HID_27c6b = 0x27c6b,\n-\tBNXT_ULP_CLASS_HID_2e02b = 0x2e02b,\n-\tBNXT_ULP_CLASS_HID_2d3a3 = 0x2d3a3,\n-\tBNXT_ULP_CLASS_HID_259a3 = 0x259a3,\n-\tBNXT_ULP_CLASS_HID_213e7 = 0x213e7,\n-\tBNXT_ULP_CLASS_HID_287a7 = 0x287a7,\n-\tBNXT_ULP_CLASS_HID_2b137 = 0x2b137,\n-\tBNXT_ULP_CLASS_HID_26e17 = 0x26e17,\n-\tBNXT_ULP_CLASS_HID_26043 = 0x26043,\n-\tBNXT_ULP_CLASS_HID_2d403 = 0x2d403,\n-\tBNXT_ULP_CLASS_HID_2c793 = 0x2c793,\n-\tBNXT_ULP_CLASS_HID_20827 = 0x20827,\n-\tBNXT_ULP_CLASS_HID_23ba7 = 0x23ba7,\n-\tBNXT_ULP_CLASS_HID_2af67 = 0x2af67,\n-\tBNXT_ULP_CLASS_HID_2dee7 = 0x2dee7,\n-\tBNXT_ULP_CLASS_HID_25e83 = 0x25e83,\n-\tBNXT_ULP_CLASS_HID_24803 = 0x24803,\n-\tBNXT_ULP_CLASS_HID_2fdc3 = 0x2fdc3,\n-\tBNXT_ULP_CLASS_HID_2ef43 = 0x2ef43,\n-\tBNXT_ULP_CLASS_HID_247bf = 0x247bf,\n-\tBNXT_ULP_CLASS_HID_219ff = 0x219ff,\n-\tBNXT_ULP_CLASS_HID_28dbf = 0x28dbf,\n-\tBNXT_ULP_CLASS_HID_2bf07 = 0x2bf07,\n-\tBNXT_ULP_CLASS_HID_25467 = 0x25467,\n-\tBNXT_ULP_CLASS_HID_26e5f = 0x26e5f,\n-\tBNXT_ULP_CLASS_HID_2d21f = 0x2d21f,\n-\tBNXT_ULP_CLASS_HID_2cde7 = 0x2cde7,\n-\tBNXT_ULP_CLASS_HID_26f6f = 0x26f6f,\n-\tBNXT_ULP_CLASS_HID_221af = 0x221af,\n-\tBNXT_ULP_CLASS_HID_2956f = 0x2956f,\n-\tBNXT_ULP_CLASS_HID_2c4c7 = 0x2c4c7,\n-\tBNXT_ULP_CLASS_HID_24487 = 0x24487,\n-\tBNXT_ULP_CLASS_HID_2760f = 0x2760f,\n-\tBNXT_ULP_CLASS_HID_2fbcf = 0x2fbcf,\n-\tBNXT_ULP_CLASS_HID_2d5a7 = 0x2d5a7,\n-\tBNXT_ULP_CLASS_HID_25357 = 0x25357,\n-\tBNXT_ULP_CLASS_HID_21597 = 0x21597,\n-\tBNXT_ULP_CLASS_HID_29957 = 0x29957,\n-\tBNXT_ULP_CLASS_HID_2cb27 = 0x2cb27,\n-\tBNXT_ULP_CLASS_HID_248f7 = 0x248f7,\n-\tBNXT_ULP_CLASS_HID_27a77 = 0x27a77,\n-\tBNXT_ULP_CLASS_HID_2ee37 = 0x2ee37,\n-\tBNXT_ULP_CLASS_HID_2d987 = 0x2d987,\n-\tBNXT_ULP_CLASS_HID_203c7 = 0x203c7,\n-\tBNXT_ULP_CLASS_HID_23d47 = 0x23d47,\n-\tBNXT_ULP_CLASS_HID_2a107 = 0x2a107,\n-\tBNXT_ULP_CLASS_HID_2d0e7 = 0x2d0e7,\n-\tBNXT_ULP_CLASS_HID_250a7 = 0x250a7,\n-\tBNXT_ULP_CLASS_HID_24227 = 0x24227,\n-\tBNXT_ULP_CLASS_HID_2f7e7 = 0x2f7e7,\n-\tBNXT_ULP_CLASS_HID_2c827 = 0x2c827,\n-\tBNXT_ULP_CLASS_HID_25422 = 0x25422,\n-\tBNXT_ULP_CLASS_HID_21a66 = 0x21a66,\n-\tBNXT_ULP_CLASS_HID_2f76a = 0x2f76a,\n-\tBNXT_ULP_CLASS_HID_2bcae = 0x2bcae,\n-\tBNXT_ULP_CLASS_HID_245ce = 0x245ce,\n-\tBNXT_ULP_CLASS_HID_24b02 = 0x24b02,\n-\tBNXT_ULP_CLASS_HID_2dfc2 = 0x2dfc2,\n-\tBNXT_ULP_CLASS_HID_2ee4a = 0x2ee4a,\n-\tBNXT_ULP_CLASS_HID_22cbe = 0x22cbe,\n-\tBNXT_ULP_CLASS_HID_21232 = 0x21232,\n-\tBNXT_ULP_CLASS_HID_2cf26 = 0x2cf26,\n-\tBNXT_ULP_CLASS_HID_2b53a = 0x2b53a,\n-\tBNXT_ULP_CLASS_HID_25d9a = 0x25d9a,\n-\tBNXT_ULP_CLASS_HID_2439e = 0x2439e,\n-\tBNXT_ULP_CLASS_HID_2d79e = 0x2d79e,\n-\tBNXT_ULP_CLASS_HID_2e606 = 0x2e606,\n-\tBNXT_ULP_CLASS_HID_21c5e = 0x21c5e,\n-\tBNXT_ULP_CLASS_HID_22ac6 = 0x22ac6,\n-\tBNXT_ULP_CLASS_HID_2be86 = 0x2be86,\n-\tBNXT_ULP_CLASS_HID_2cd0e = 0x2cd0e,\n-\tBNXT_ULP_CLASS_HID_24d1a = 0x24d1a,\n-\tBNXT_ULP_CLASS_HID_25b82 = 0x25b82,\n-\tBNXT_ULP_CLASS_HID_2d042 = 0x2d042,\n-\tBNXT_ULP_CLASS_HID_2d586 = 0x2d586,\n-\tBNXT_ULP_CLASS_HID_2140a = 0x2140a,\n-\tBNXT_ULP_CLASS_HID_22292 = 0x22292,\n-\tBNXT_ULP_CLASS_HID_2b712 = 0x2b712,\n-\tBNXT_ULP_CLASS_HID_2c59a = 0x2c59a,\n-\tBNXT_ULP_CLASS_HID_24596 = 0x24596,\n-\tBNXT_ULP_CLASS_HID_2541e = 0x2541e,\n-\tBNXT_ULP_CLASS_HID_2e81e = 0x2e81e,\n-\tBNXT_ULP_CLASS_HID_2f686 = 0x2f686,\n-\tBNXT_ULP_CLASS_HID_24cf2 = 0x24cf2,\n-\tBNXT_ULP_CLASS_HID_23236 = 0x23236,\n-\tBNXT_ULP_CLASS_HID_286f6 = 0x286f6,\n-\tBNXT_ULP_CLASS_HID_2d57e = 0x2d57e,\n-\tBNXT_ULP_CLASS_HID_2555a = 0x2555a,\n-\tBNXT_ULP_CLASS_HID_263d2 = 0x263d2,\n-\tBNXT_ULP_CLASS_HID_2f792 = 0x2f792,\n-\tBNXT_ULP_CLASS_HID_2c61a = 0x2c61a,\n-\tBNXT_ULP_CLASS_HID_244be = 0x244be,\n-\tBNXT_ULP_CLASS_HID_20ab2 = 0x20ab2,\n-\tBNXT_ULP_CLASS_HID_29eb2 = 0x29eb2,\n-\tBNXT_ULP_CLASS_HID_2ad3a = 0x2ad3a,\n-\tBNXT_ULP_CLASS_HID_2761a = 0x2761a,\n-\tBNXT_ULP_CLASS_HID_27b9e = 0x27b9e,\n-\tBNXT_ULP_CLASS_HID_2f01e = 0x2f01e,\n-\tBNXT_ULP_CLASS_HID_2de96 = 0x2de96,\n-\tBNXT_ULP_CLASS_HID_2341e = 0x2341e,\n-\tBNXT_ULP_CLASS_HID_24296 = 0x24296,\n-\tBNXT_ULP_CLASS_HID_2d756 = 0x2d756,\n-\tBNXT_ULP_CLASS_HID_29c9a = 0x29c9a,\n-\tBNXT_ULP_CLASS_HID_265da = 0x265da,\n-\tBNXT_ULP_CLASS_HID_27452 = 0x27452,\n-\tBNXT_ULP_CLASS_HID_2c812 = 0x2c812,\n-\tBNXT_ULP_CLASS_HID_2ce56 = 0x2ce56,\n-\tBNXT_ULP_CLASS_HID_20c9a = 0x20c9a,\n-\tBNXT_ULP_CLASS_HID_25b12 = 0x25b12,\n-\tBNXT_ULP_CLASS_HID_2af12 = 0x2af12,\n-\tBNXT_ULP_CLASS_HID_29516 = 0x29516,\n-\tBNXT_ULP_CLASS_HID_27d96 = 0x27d96,\n-\tBNXT_ULP_CLASS_HID_24c1e = 0x24c1e,\n-\tBNXT_ULP_CLASS_HID_2c09e = 0x2c09e,\n-\tBNXT_ULP_CLASS_HID_2c612 = 0x2c612,\n-\tBNXT_ULP_CLASS_HID_24002 = 0x24002,\n-\tBNXT_ULP_CLASS_HID_20646 = 0x20646,\n-\tBNXT_ULP_CLASS_HID_29a06 = 0x29a06,\n-\tBNXT_ULP_CLASS_HID_2a886 = 0x2a886,\n-\tBNXT_ULP_CLASS_HID_271a6 = 0x271a6,\n-\tBNXT_ULP_CLASS_HID_277e2 = 0x277e2,\n-\tBNXT_ULP_CLASS_HID_2cba2 = 0x2cba2,\n-\tBNXT_ULP_CLASS_HID_2da22 = 0x2da22,\n-\tBNXT_ULP_CLASS_HID_25896 = 0x25896,\n-\tBNXT_ULP_CLASS_HID_21e12 = 0x21e12,\n-\tBNXT_ULP_CLASS_HID_29292 = 0x29292,\n-\tBNXT_ULP_CLASS_HID_2a112 = 0x2a112,\n-\tBNXT_ULP_CLASS_HID_24a32 = 0x24a32,\n-\tBNXT_ULP_CLASS_HID_24fb6 = 0x24fb6,\n-\tBNXT_ULP_CLASS_HID_2c436 = 0x2c436,\n-\tBNXT_ULP_CLASS_HID_2d2a6 = 0x2d2a6,\n-\tBNXT_ULP_CLASS_HID_20856 = 0x20856,\n-\tBNXT_ULP_CLASS_HID_256c6 = 0x256c6,\n-\tBNXT_ULP_CLASS_HID_2aa86 = 0x2aa86,\n-\tBNXT_ULP_CLASS_HID_290d2 = 0x290d2,\n-\tBNXT_ULP_CLASS_HID_279d2 = 0x279d2,\n-\tBNXT_ULP_CLASS_HID_24842 = 0x24842,\n-\tBNXT_ULP_CLASS_HID_2dc02 = 0x2dc02,\n-\tBNXT_ULP_CLASS_HID_2c246 = 0x2c246,\n-\tBNXT_ULP_CLASS_HID_20082 = 0x20082,\n-\tBNXT_ULP_CLASS_HID_22e92 = 0x22e92,\n-\tBNXT_ULP_CLASS_HID_2a312 = 0x2a312,\n-\tBNXT_ULP_CLASS_HID_2f192 = 0x2f192,\n-\tBNXT_ULP_CLASS_HID_27196 = 0x27196,\n-\tBNXT_ULP_CLASS_HID_24016 = 0x24016,\n-\tBNXT_ULP_CLASS_HID_2d496 = 0x2d496,\n-\tBNXT_ULP_CLASS_HID_2da12 = 0x2da12,\n-\tBNXT_ULP_CLASS_HID_278d2 = 0x278d2,\n-\tBNXT_ULP_CLASS_HID_23e16 = 0x23e16,\n-\tBNXT_ULP_CLASS_HID_2b2d6 = 0x2b2d6,\n-\tBNXT_ULP_CLASS_HID_2c156 = 0x2c156,\n-\tBNXT_ULP_CLASS_HID_24132 = 0x24132,\n-\tBNXT_ULP_CLASS_HID_26fb2 = 0x26fb2,\n-\tBNXT_ULP_CLASS_HID_2e472 = 0x2e472,\n-\tBNXT_ULP_CLASS_HID_2f2f2 = 0x2f2f2,\n-\tBNXT_ULP_CLASS_HID_27096 = 0x27096,\n-\tBNXT_ULP_CLASS_HID_23692 = 0x23692,\n-\tBNXT_ULP_CLASS_HID_28a92 = 0x28a92,\n-\tBNXT_ULP_CLASS_HID_2d912 = 0x2d912,\n-\tBNXT_ULP_CLASS_HID_259b6 = 0x259b6,\n-\tBNXT_ULP_CLASS_HID_26836 = 0x26836,\n-\tBNXT_ULP_CLASS_HID_2fc36 = 0x2fc36,\n-\tBNXT_ULP_CLASS_HID_2cab6 = 0x2cab6,\n-\tBNXT_ULP_CLASS_HID_22016 = 0x22016,\n-\tBNXT_ULP_CLASS_HID_24e96 = 0x24e96,\n-\tBNXT_ULP_CLASS_HID_2c356 = 0x2c356,\n-\tBNXT_ULP_CLASS_HID_28892 = 0x28892,\n-\tBNXT_ULP_CLASS_HID_25192 = 0x25192,\n-\tBNXT_ULP_CLASS_HID_257d6 = 0x257d6,\n-\tBNXT_ULP_CLASS_HID_2f4d2 = 0x2f4d2,\n-\tBNXT_ULP_CLASS_HID_2fa16 = 0x2fa16,\n-\tBNXT_ULP_CLASS_HID_23892 = 0x23892,\n-\tBNXT_ULP_CLASS_HID_24712 = 0x24712,\n-\tBNXT_ULP_CLASS_HID_2db12 = 0x2db12,\n-\tBNXT_ULP_CLASS_HID_28116 = 0x28116,\n-\tBNXT_ULP_CLASS_HID_26a16 = 0x26a16,\n-\tBNXT_ULP_CLASS_HID_27896 = 0x27896,\n-\tBNXT_ULP_CLASS_HID_2cc96 = 0x2cc96,\n-\tBNXT_ULP_CLASS_HID_2f292 = 0x2f292,\n-\tBNXT_ULP_CLASS_HID_24b05 = 0x24b05,\n-\tBNXT_ULP_CLASS_HID_20541 = 0x20541,\n-\tBNXT_ULP_CLASS_HID_2e84d = 0x2e84d,\n-\tBNXT_ULP_CLASS_HID_2a389 = 0x2a389,\n-\tBNXT_ULP_CLASS_HID_25ae9 = 0x25ae9,\n-\tBNXT_ULP_CLASS_HID_25425 = 0x25425,\n-\tBNXT_ULP_CLASS_HID_2c0e5 = 0x2c0e5,\n-\tBNXT_ULP_CLASS_HID_2f16d = 0x2f16d,\n-\tBNXT_ULP_CLASS_HID_253d5 = 0x253d5,\n-\tBNXT_ULP_CLASS_HID_22d11 = 0x22d11,\n-\tBNXT_ULP_CLASS_HID_299d1 = 0x299d1,\n-\tBNXT_ULP_CLASS_HID_2ca59 = 0x2ca59,\n-\tBNXT_ULP_CLASS_HID_24a7d = 0x24a7d,\n-\tBNXT_ULP_CLASS_HID_27cf5 = 0x27cf5,\n-\tBNXT_ULP_CLASS_HID_2e8b5 = 0x2e8b5,\n-\tBNXT_ULP_CLASS_HID_2d93d = 0x2d93d,\n-\tBNXT_ULP_CLASS_HID_25f25 = 0x25f25,\n-\tBNXT_ULP_CLASS_HID_21961 = 0x21961,\n-\tBNXT_ULP_CLASS_HID_28521 = 0x28521,\n-\tBNXT_ULP_CLASS_HID_2b7a1 = 0x2b7a1,\n-\tBNXT_ULP_CLASS_HID_26e81 = 0x26e81,\n-\tBNXT_ULP_CLASS_HID_268c5 = 0x268c5,\n-\tBNXT_ULP_CLASS_HID_2d485 = 0x2d485,\n-\tBNXT_ULP_CLASS_HID_2c505 = 0x2c505,\n-\tBNXT_ULP_CLASS_HID_267f5 = 0x267f5,\n-\tBNXT_ULP_CLASS_HID_22131 = 0x22131,\n-\tBNXT_ULP_CLASS_HID_2adf1 = 0x2adf1,\n-\tBNXT_ULP_CLASS_HID_2de71 = 0x2de71,\n-\tBNXT_ULP_CLASS_HID_25e15 = 0x25e15,\n-\tBNXT_ULP_CLASS_HID_27095 = 0x27095,\n-\tBNXT_ULP_CLASS_HID_2fb55 = 0x2fb55,\n-\tBNXT_ULP_CLASS_HID_2edd5 = 0x2edd5,\n-\tBNXT_ULP_CLASS_HID_24511 = 0x24511,\n-\tBNXT_ULP_CLASS_HID_21f51 = 0x21f51,\n-\tBNXT_ULP_CLASS_HID_28b11 = 0x28b11,\n-\tBNXT_ULP_CLASS_HID_2bd99 = 0x2bd99,\n-\tBNXT_ULP_CLASS_HID_254f9 = 0x254f9,\n-\tBNXT_ULP_CLASS_HID_26e31 = 0x26e31,\n-\tBNXT_ULP_CLASS_HID_2daf1 = 0x2daf1,\n-\tBNXT_ULP_CLASS_HID_2cb79 = 0x2cb79,\n-\tBNXT_ULP_CLASS_HID_26dd1 = 0x26dd1,\n-\tBNXT_ULP_CLASS_HID_22711 = 0x22711,\n-\tBNXT_ULP_CLASS_HID_293d1 = 0x293d1,\n-\tBNXT_ULP_CLASS_HID_2c459 = 0x2c459,\n-\tBNXT_ULP_CLASS_HID_24419 = 0x24419,\n-\tBNXT_ULP_CLASS_HID_276f1 = 0x276f1,\n-\tBNXT_ULP_CLASS_HID_2e2b1 = 0x2e2b1,\n-\tBNXT_ULP_CLASS_HID_2d339 = 0x2d339,\n-\tBNXT_ULP_CLASS_HID_25931 = 0x25931,\n-\tBNXT_ULP_CLASS_HID_21371 = 0x21371,\n-\tBNXT_ULP_CLASS_HID_29f31 = 0x29f31,\n-\tBNXT_ULP_CLASS_HID_2b1b1 = 0x2b1b1,\n-\tBNXT_ULP_CLASS_HID_26891 = 0x26891,\n-\tBNXT_ULP_CLASS_HID_262d1 = 0x262d1,\n-\tBNXT_ULP_CLASS_HID_2ee91 = 0x2ee91,\n-\tBNXT_ULP_CLASS_HID_2df11 = 0x2df11,\n-\tBNXT_ULP_CLASS_HID_20951 = 0x20951,\n-\tBNXT_ULP_CLASS_HID_23b31 = 0x23b31,\n-\tBNXT_ULP_CLASS_HID_2a7f1 = 0x2a7f1,\n-\tBNXT_ULP_CLASS_HID_2d871 = 0x2d871,\n-\tBNXT_ULP_CLASS_HID_25831 = 0x25831,\n-\tBNXT_ULP_CLASS_HID_24a91 = 0x24a91,\n-\tBNXT_ULP_CLASS_HID_2f551 = 0x2f551,\n-\tBNXT_ULP_CLASS_HID_2e7d1 = 0x2e7d1,\n-\tBNXT_ULP_CLASS_HID_2481f = 0x2481f,\n-\tBNXT_ULP_CLASS_HID_2025b = 0x2025b,\n-\tBNXT_ULP_CLASS_HID_28e1b = 0x28e1b,\n-\tBNXT_ULP_CLASS_HID_2a083 = 0x2a083,\n-\tBNXT_ULP_CLASS_HID_257e3 = 0x257e3,\n-\tBNXT_ULP_CLASS_HID_2513f = 0x2513f,\n-\tBNXT_ULP_CLASS_HID_2ddff = 0x2ddff,\n-\tBNXT_ULP_CLASS_HID_2ce67 = 0x2ce67,\n-\tBNXT_ULP_CLASS_HID_250df = 0x250df,\n-\tBNXT_ULP_CLASS_HID_22a1b = 0x22a1b,\n-\tBNXT_ULP_CLASS_HID_296db = 0x296db,\n-\tBNXT_ULP_CLASS_HID_2c753 = 0x2c753,\n-\tBNXT_ULP_CLASS_HID_24777 = 0x24777,\n-\tBNXT_ULP_CLASS_HID_279ff = 0x279ff,\n-\tBNXT_ULP_CLASS_HID_2e5bf = 0x2e5bf,\n-\tBNXT_ULP_CLASS_HID_2d637 = 0x2d637,\n-\tBNXT_ULP_CLASS_HID_25c37 = 0x25c37,\n-\tBNXT_ULP_CLASS_HID_21673 = 0x21673,\n-\tBNXT_ULP_CLASS_HID_28233 = 0x28233,\n-\tBNXT_ULP_CLASS_HID_2b4a3 = 0x2b4a3,\n-\tBNXT_ULP_CLASS_HID_26b83 = 0x26b83,\n-\tBNXT_ULP_CLASS_HID_265d7 = 0x265d7,\n-\tBNXT_ULP_CLASS_HID_2d197 = 0x2d197,\n-\tBNXT_ULP_CLASS_HID_2c207 = 0x2c207,\n-\tBNXT_ULP_CLASS_HID_20db3 = 0x20db3,\n-\tBNXT_ULP_CLASS_HID_23e33 = 0x23e33,\n-\tBNXT_ULP_CLASS_HID_2aaf3 = 0x2aaf3,\n-\tBNXT_ULP_CLASS_HID_2db73 = 0x2db73,\n-\tBNXT_ULP_CLASS_HID_25b17 = 0x25b17,\n-\tBNXT_ULP_CLASS_HID_24d97 = 0x24d97,\n-\tBNXT_ULP_CLASS_HID_2f857 = 0x2f857,\n-\tBNXT_ULP_CLASS_HID_2ead7 = 0x2ead7,\n-\tBNXT_ULP_CLASS_HID_2422b = 0x2422b,\n-\tBNXT_ULP_CLASS_HID_21c6b = 0x21c6b,\n-\tBNXT_ULP_CLASS_HID_2882b = 0x2882b,\n-\tBNXT_ULP_CLASS_HID_2ba93 = 0x2ba93,\n-\tBNXT_ULP_CLASS_HID_251f3 = 0x251f3,\n-\tBNXT_ULP_CLASS_HID_26bcb = 0x26bcb,\n-\tBNXT_ULP_CLASS_HID_2d78b = 0x2d78b,\n-\tBNXT_ULP_CLASS_HID_2c873 = 0x2c873,\n-\tBNXT_ULP_CLASS_HID_26afb = 0x26afb,\n-\tBNXT_ULP_CLASS_HID_2243b = 0x2243b,\n-\tBNXT_ULP_CLASS_HID_290fb = 0x290fb,\n-\tBNXT_ULP_CLASS_HID_2c153 = 0x2c153,\n-\tBNXT_ULP_CLASS_HID_24113 = 0x24113,\n-\tBNXT_ULP_CLASS_HID_2739b = 0x2739b,\n-\tBNXT_ULP_CLASS_HID_2fe5b = 0x2fe5b,\n-\tBNXT_ULP_CLASS_HID_2d033 = 0x2d033,\n-\tBNXT_ULP_CLASS_HID_256c3 = 0x256c3,\n-\tBNXT_ULP_CLASS_HID_21003 = 0x21003,\n-\tBNXT_ULP_CLASS_HID_29cc3 = 0x29cc3,\n-\tBNXT_ULP_CLASS_HID_2ceb3 = 0x2ceb3,\n-\tBNXT_ULP_CLASS_HID_24d63 = 0x24d63,\n-\tBNXT_ULP_CLASS_HID_27fe3 = 0x27fe3,\n-\tBNXT_ULP_CLASS_HID_2eba3 = 0x2eba3,\n-\tBNXT_ULP_CLASS_HID_2dc13 = 0x2dc13,\n-\tBNXT_ULP_CLASS_HID_20653 = 0x20653,\n-\tBNXT_ULP_CLASS_HID_238d3 = 0x238d3,\n-\tBNXT_ULP_CLASS_HID_2a493 = 0x2a493,\n-\tBNXT_ULP_CLASS_HID_2d573 = 0x2d573,\n-\tBNXT_ULP_CLASS_HID_25533 = 0x25533,\n-\tBNXT_ULP_CLASS_HID_247b3 = 0x247b3,\n-\tBNXT_ULP_CLASS_HID_2f273 = 0x2f273,\n-\tBNXT_ULP_CLASS_HID_2cdb3 = 0x2cdb3,\n-\tBNXT_ULP_CLASS_HID_25c7d = 0x25c7d,\n-\tBNXT_ULP_CLASS_HID_21239 = 0x21239,\n-\tBNXT_ULP_CLASS_HID_2ff35 = 0x2ff35,\n-\tBNXT_ULP_CLASS_HID_2b4f1 = 0x2b4f1,\n-\tBNXT_ULP_CLASS_HID_24d91 = 0x24d91,\n-\tBNXT_ULP_CLASS_HID_2435d = 0x2435d,\n-\tBNXT_ULP_CLASS_HID_2d79d = 0x2d79d,\n-\tBNXT_ULP_CLASS_HID_2e615 = 0x2e615,\n-\tBNXT_ULP_CLASS_HID_244ad = 0x244ad,\n-\tBNXT_ULP_CLASS_HID_23a69 = 0x23a69,\n-\tBNXT_ULP_CLASS_HID_28ea9 = 0x28ea9,\n-\tBNXT_ULP_CLASS_HID_2dd21 = 0x2dd21,\n-\tBNXT_ULP_CLASS_HID_25d05 = 0x25d05,\n-\tBNXT_ULP_CLASS_HID_26b8d = 0x26b8d,\n-\tBNXT_ULP_CLASS_HID_2ffcd = 0x2ffcd,\n-\tBNXT_ULP_CLASS_HID_2ce45 = 0x2ce45,\n-\tBNXT_ULP_CLASS_HID_2485d = 0x2485d,\n-\tBNXT_ULP_CLASS_HID_20e19 = 0x20e19,\n-\tBNXT_ULP_CLASS_HID_29259 = 0x29259,\n-\tBNXT_ULP_CLASS_HID_2a0d9 = 0x2a0d9,\n-\tBNXT_ULP_CLASS_HID_279f9 = 0x279f9,\n-\tBNXT_ULP_CLASS_HID_27fbd = 0x27fbd,\n-\tBNXT_ULP_CLASS_HID_2c3fd = 0x2c3fd,\n-\tBNXT_ULP_CLASS_HID_2d27d = 0x2d27d,\n-\tBNXT_ULP_CLASS_HID_2708d = 0x2708d,\n-\tBNXT_ULP_CLASS_HID_23649 = 0x23649,\n-\tBNXT_ULP_CLASS_HID_2ba89 = 0x2ba89,\n-\tBNXT_ULP_CLASS_HID_2c909 = 0x2c909,\n-\tBNXT_ULP_CLASS_HID_2496d = 0x2496d,\n-\tBNXT_ULP_CLASS_HID_267ed = 0x267ed,\n-\tBNXT_ULP_CLASS_HID_2ec2d = 0x2ec2d,\n-\tBNXT_ULP_CLASS_HID_2faad = 0x2faad,\n-\tBNXT_ULP_CLASS_HID_34c6 = 0x34c6,\n-\tBNXT_ULP_CLASS_HID_0c22 = 0x0c22,\n-\tBNXT_ULP_CLASS_HID_1cbe = 0x1cbe,\n-\tBNXT_ULP_CLASS_HID_179a = 0x179a,\n-\tBNXT_ULP_CLASS_HID_59be = 0x59be,\n-\tBNXT_ULP_CLASS_HID_515a = 0x515a,\n-\tBNXT_ULP_CLASS_HID_1c72 = 0x1c72,\n-\tBNXT_ULP_CLASS_HID_171e = 0x171e,\n-\tBNXT_ULP_CLASS_HID_19c8 = 0x19c8,\n-\tBNXT_ULP_CLASS_HID_112c = 0x112c,\n-\tBNXT_ULP_CLASS_HID_4d68 = 0x4d68,\n-\tBNXT_ULP_CLASS_HID_444c = 0x444c,\n-\tBNXT_ULP_CLASS_HID_0e8c = 0x0e8c,\n-\tBNXT_ULP_CLASS_HID_09e0 = 0x09e0,\n-\tBNXT_ULP_CLASS_HID_1af0 = 0x1af0,\n-\tBNXT_ULP_CLASS_HID_15d4 = 0x15d4,\n-\tBNXT_ULP_CLASS_HID_1dd0 = 0x1dd0,\n-\tBNXT_ULP_CLASS_HID_14f4 = 0x14f4,\n-\tBNXT_ULP_CLASS_HID_70b0 = 0x70b0,\n-\tBNXT_ULP_CLASS_HID_4854 = 0x4854,\n-\tBNXT_ULP_CLASS_HID_3dd4 = 0x3dd4,\n-\tBNXT_ULP_CLASS_HID_34f8 = 0x34f8,\n-\tBNXT_ULP_CLASS_HID_09e8 = 0x09e8,\n-\tBNXT_ULP_CLASS_HID_008c = 0x008c,\n-\tBNXT_ULP_CLASS_HID_34e6 = 0x34e6,\n-\tBNXT_ULP_CLASS_HID_0c02 = 0x0c02,\n-\tBNXT_ULP_CLASS_HID_1c9e = 0x1c9e,\n-\tBNXT_ULP_CLASS_HID_17ba = 0x17ba,\n-\tBNXT_ULP_CLASS_HID_429e = 0x429e,\n-\tBNXT_ULP_CLASS_HID_5dba = 0x5dba,\n-\tBNXT_ULP_CLASS_HID_2a16 = 0x2a16,\n-\tBNXT_ULP_CLASS_HID_2532 = 0x2532,\n-\tBNXT_ULP_CLASS_HID_2da2 = 0x2da2,\n-\tBNXT_ULP_CLASS_HID_24fe = 0x24fe,\n-\tBNXT_ULP_CLASS_HID_355a = 0x355a,\n-\tBNXT_ULP_CLASS_HID_0c76 = 0x0c76,\n-\tBNXT_ULP_CLASS_HID_13e6 = 0x13e6,\n-\tBNXT_ULP_CLASS_HID_7276 = 0x7276,\n-\tBNXT_ULP_CLASS_HID_42d2 = 0x42d2,\n-\tBNXT_ULP_CLASS_HID_5dee = 0x5dee,\n-\tBNXT_ULP_CLASS_HID_59de = 0x59de,\n-\tBNXT_ULP_CLASS_HID_513a = 0x513a,\n-\tBNXT_ULP_CLASS_HID_1c12 = 0x1c12,\n-\tBNXT_ULP_CLASS_HID_177e = 0x177e,\n-\tBNXT_ULP_CLASS_HID_0e92 = 0x0e92,\n-\tBNXT_ULP_CLASS_HID_09fe = 0x09fe,\n-\tBNXT_ULP_CLASS_HID_5c1a = 0x5c1a,\n-\tBNXT_ULP_CLASS_HID_5746 = 0x5746,\n-\tBNXT_ULP_CLASS_HID_79da = 0x79da,\n-\tBNXT_ULP_CLASS_HID_7106 = 0x7106,\n-\tBNXT_ULP_CLASS_HID_3c1e = 0x3c1e,\n-\tBNXT_ULP_CLASS_HID_377a = 0x377a,\n-\tBNXT_ULP_CLASS_HID_2e9e = 0x2e9e,\n-\tBNXT_ULP_CLASS_HID_29fa = 0x29fa,\n-\tBNXT_ULP_CLASS_HID_14d2 = 0x14d2,\n-\tBNXT_ULP_CLASS_HID_7742 = 0x7742,\n-\tBNXT_ULP_CLASS_HID_3706 = 0x3706,\n-\tBNXT_ULP_CLASS_HID_0fe2 = 0x0fe2,\n-\tBNXT_ULP_CLASS_HID_1f7e = 0x1f7e,\n-\tBNXT_ULP_CLASS_HID_145a = 0x145a,\n-\tBNXT_ULP_CLASS_HID_417e = 0x417e,\n-\tBNXT_ULP_CLASS_HID_5e5a = 0x5e5a,\n-\tBNXT_ULP_CLASS_HID_29f6 = 0x29f6,\n-\tBNXT_ULP_CLASS_HID_26d2 = 0x26d2,\n-\tBNXT_ULP_CLASS_HID_2e42 = 0x2e42,\n-\tBNXT_ULP_CLASS_HID_271e = 0x271e,\n-\tBNXT_ULP_CLASS_HID_36ba = 0x36ba,\n-\tBNXT_ULP_CLASS_HID_0f96 = 0x0f96,\n-\tBNXT_ULP_CLASS_HID_1006 = 0x1006,\n-\tBNXT_ULP_CLASS_HID_7196 = 0x7196,\n-\tBNXT_ULP_CLASS_HID_4132 = 0x4132,\n-\tBNXT_ULP_CLASS_HID_5e0e = 0x5e0e,\n-\tBNXT_ULP_CLASS_HID_59fe = 0x59fe,\n-\tBNXT_ULP_CLASS_HID_511a = 0x511a,\n-\tBNXT_ULP_CLASS_HID_1c32 = 0x1c32,\n-\tBNXT_ULP_CLASS_HID_175e = 0x175e,\n-\tBNXT_ULP_CLASS_HID_0eb2 = 0x0eb2,\n-\tBNXT_ULP_CLASS_HID_09de = 0x09de,\n-\tBNXT_ULP_CLASS_HID_5c3a = 0x5c3a,\n-\tBNXT_ULP_CLASS_HID_5766 = 0x5766,\n-\tBNXT_ULP_CLASS_HID_79fa = 0x79fa,\n-\tBNXT_ULP_CLASS_HID_7126 = 0x7126,\n-\tBNXT_ULP_CLASS_HID_3c3e = 0x3c3e,\n-\tBNXT_ULP_CLASS_HID_375a = 0x375a,\n-\tBNXT_ULP_CLASS_HID_2ebe = 0x2ebe,\n-\tBNXT_ULP_CLASS_HID_29da = 0x29da,\n-\tBNXT_ULP_CLASS_HID_14f2 = 0x14f2,\n-\tBNXT_ULP_CLASS_HID_7762 = 0x7762,\n-\tBNXT_ULP_CLASS_HID_19e8 = 0x19e8,\n-\tBNXT_ULP_CLASS_HID_110c = 0x110c,\n-\tBNXT_ULP_CLASS_HID_4d48 = 0x4d48,\n-\tBNXT_ULP_CLASS_HID_446c = 0x446c,\n-\tBNXT_ULP_CLASS_HID_0eac = 0x0eac,\n-\tBNXT_ULP_CLASS_HID_09c0 = 0x09c0,\n-\tBNXT_ULP_CLASS_HID_1ad0 = 0x1ad0,\n-\tBNXT_ULP_CLASS_HID_15f4 = 0x15f4,\n-\tBNXT_ULP_CLASS_HID_39ec = 0x39ec,\n-\tBNXT_ULP_CLASS_HID_3100 = 0x3100,\n-\tBNXT_ULP_CLASS_HID_0210 = 0x0210,\n-\tBNXT_ULP_CLASS_HID_1d34 = 0x1d34,\n-\tBNXT_ULP_CLASS_HID_2ea0 = 0x2ea0,\n-\tBNXT_ULP_CLASS_HID_29c4 = 0x29c4,\n-\tBNXT_ULP_CLASS_HID_3ad4 = 0x3ad4,\n-\tBNXT_ULP_CLASS_HID_35e8 = 0x35e8,\n-\tBNXT_ULP_CLASS_HID_5d80 = 0x5d80,\n-\tBNXT_ULP_CLASS_HID_54a4 = 0x54a4,\n-\tBNXT_ULP_CLASS_HID_29b4 = 0x29b4,\n-\tBNXT_ULP_CLASS_HID_20c8 = 0x20c8,\n-\tBNXT_ULP_CLASS_HID_7244 = 0x7244,\n-\tBNXT_ULP_CLASS_HID_4d98 = 0x4d98,\n-\tBNXT_ULP_CLASS_HID_5e68 = 0x5e68,\n-\tBNXT_ULP_CLASS_HID_598c = 0x598c,\n-\tBNXT_ULP_CLASS_HID_1248 = 0x1248,\n-\tBNXT_ULP_CLASS_HID_74d8 = 0x74d8,\n-\tBNXT_ULP_CLASS_HID_49a8 = 0x49a8,\n-\tBNXT_ULP_CLASS_HID_40cc = 0x40cc,\n-\tBNXT_ULP_CLASS_HID_0b0c = 0x0b0c,\n-\tBNXT_ULP_CLASS_HID_0220 = 0x0220,\n-\tBNXT_ULP_CLASS_HID_1730 = 0x1730,\n-\tBNXT_ULP_CLASS_HID_7980 = 0x7980,\n-\tBNXT_ULP_CLASS_HID_1db0 = 0x1db0,\n-\tBNXT_ULP_CLASS_HID_1494 = 0x1494,\n-\tBNXT_ULP_CLASS_HID_70d0 = 0x70d0,\n-\tBNXT_ULP_CLASS_HID_4834 = 0x4834,\n-\tBNXT_ULP_CLASS_HID_3db4 = 0x3db4,\n-\tBNXT_ULP_CLASS_HID_3498 = 0x3498,\n-\tBNXT_ULP_CLASS_HID_0988 = 0x0988,\n-\tBNXT_ULP_CLASS_HID_00ec = 0x00ec,\n-\tBNXT_ULP_CLASS_HID_23f44 = 0x23f44,\n-\tBNXT_ULP_CLASS_HID_236a8 = 0x236a8,\n-\tBNXT_ULP_CLASS_HID_20b58 = 0x20b58,\n-\tBNXT_ULP_CLASS_HID_202bc = 0x202bc,\n-\tBNXT_ULP_CLASS_HID_25f48 = 0x25f48,\n-\tBNXT_ULP_CLASS_HID_256ac = 0x256ac,\n-\tBNXT_ULP_CLASS_HID_22b5c = 0x22b5c,\n-\tBNXT_ULP_CLASS_HID_22280 = 0x22280,\n-\tBNXT_ULP_CLASS_HID_14000 = 0x14000,\n-\tBNXT_ULP_CLASS_HID_15b64 = 0x15b64,\n-\tBNXT_ULP_CLASS_HID_12c14 = 0x12c14,\n-\tBNXT_ULP_CLASS_HID_12778 = 0x12778,\n-\tBNXT_ULP_CLASS_HID_118f8 = 0x118f8,\n-\tBNXT_ULP_CLASS_HID_113dc = 0x113dc,\n-\tBNXT_ULP_CLASS_HID_14c18 = 0x14c18,\n-\tBNXT_ULP_CLASS_HID_1477c = 0x1477c,\n-\tBNXT_ULP_CLASS_HID_31a88 = 0x31a88,\n-\tBNXT_ULP_CLASS_HID_315ec = 0x315ec,\n-\tBNXT_ULP_CLASS_HID_34e28 = 0x34e28,\n-\tBNXT_ULP_CLASS_HID_3490c = 0x3490c,\n-\tBNXT_ULP_CLASS_HID_33a8c = 0x33a8c,\n-\tBNXT_ULP_CLASS_HID_335f0 = 0x335f0,\n-\tBNXT_ULP_CLASS_HID_306e0 = 0x306e0,\n-\tBNXT_ULP_CLASS_HID_301c4 = 0x301c4,\n-\tBNXT_ULP_CLASS_HID_1a08 = 0x1a08,\n-\tBNXT_ULP_CLASS_HID_12ec = 0x12ec,\n-\tBNXT_ULP_CLASS_HID_4ea8 = 0x4ea8,\n-\tBNXT_ULP_CLASS_HID_478c = 0x478c,\n-\tBNXT_ULP_CLASS_HID_0d4c = 0x0d4c,\n-\tBNXT_ULP_CLASS_HID_0a20 = 0x0a20,\n-\tBNXT_ULP_CLASS_HID_1930 = 0x1930,\n-\tBNXT_ULP_CLASS_HID_1614 = 0x1614,\n-\tBNXT_ULP_CLASS_HID_3a0c = 0x3a0c,\n-\tBNXT_ULP_CLASS_HID_32e0 = 0x32e0,\n-\tBNXT_ULP_CLASS_HID_01f0 = 0x01f0,\n-\tBNXT_ULP_CLASS_HID_1ed4 = 0x1ed4,\n-\tBNXT_ULP_CLASS_HID_2d40 = 0x2d40,\n-\tBNXT_ULP_CLASS_HID_2a24 = 0x2a24,\n-\tBNXT_ULP_CLASS_HID_3934 = 0x3934,\n-\tBNXT_ULP_CLASS_HID_3608 = 0x3608,\n-\tBNXT_ULP_CLASS_HID_5e60 = 0x5e60,\n-\tBNXT_ULP_CLASS_HID_5744 = 0x5744,\n-\tBNXT_ULP_CLASS_HID_2a54 = 0x2a54,\n-\tBNXT_ULP_CLASS_HID_2328 = 0x2328,\n-\tBNXT_ULP_CLASS_HID_71a4 = 0x71a4,\n-\tBNXT_ULP_CLASS_HID_4e78 = 0x4e78,\n-\tBNXT_ULP_CLASS_HID_5d88 = 0x5d88,\n-\tBNXT_ULP_CLASS_HID_5a6c = 0x5a6c,\n-\tBNXT_ULP_CLASS_HID_11a8 = 0x11a8,\n-\tBNXT_ULP_CLASS_HID_7738 = 0x7738,\n-\tBNXT_ULP_CLASS_HID_4a48 = 0x4a48,\n-\tBNXT_ULP_CLASS_HID_432c = 0x432c,\n-\tBNXT_ULP_CLASS_HID_08ec = 0x08ec,\n-\tBNXT_ULP_CLASS_HID_01c0 = 0x01c0,\n-\tBNXT_ULP_CLASS_HID_14d0 = 0x14d0,\n-\tBNXT_ULP_CLASS_HID_7a60 = 0x7a60,\n-\tBNXT_ULP_CLASS_HID_1d90 = 0x1d90,\n-\tBNXT_ULP_CLASS_HID_14b4 = 0x14b4,\n-\tBNXT_ULP_CLASS_HID_70f0 = 0x70f0,\n-\tBNXT_ULP_CLASS_HID_4814 = 0x4814,\n-\tBNXT_ULP_CLASS_HID_3d94 = 0x3d94,\n-\tBNXT_ULP_CLASS_HID_34b8 = 0x34b8,\n-\tBNXT_ULP_CLASS_HID_09a8 = 0x09a8,\n-\tBNXT_ULP_CLASS_HID_00cc = 0x00cc,\n-\tBNXT_ULP_CLASS_HID_23f64 = 0x23f64,\n-\tBNXT_ULP_CLASS_HID_23688 = 0x23688,\n-\tBNXT_ULP_CLASS_HID_20b78 = 0x20b78,\n-\tBNXT_ULP_CLASS_HID_2029c = 0x2029c,\n-\tBNXT_ULP_CLASS_HID_25f68 = 0x25f68,\n-\tBNXT_ULP_CLASS_HID_2568c = 0x2568c,\n-\tBNXT_ULP_CLASS_HID_22b7c = 0x22b7c,\n-\tBNXT_ULP_CLASS_HID_222a0 = 0x222a0,\n-\tBNXT_ULP_CLASS_HID_14020 = 0x14020,\n-\tBNXT_ULP_CLASS_HID_15b44 = 0x15b44,\n-\tBNXT_ULP_CLASS_HID_12c34 = 0x12c34,\n-\tBNXT_ULP_CLASS_HID_12758 = 0x12758,\n-\tBNXT_ULP_CLASS_HID_118d8 = 0x118d8,\n-\tBNXT_ULP_CLASS_HID_113fc = 0x113fc,\n-\tBNXT_ULP_CLASS_HID_14c38 = 0x14c38,\n-\tBNXT_ULP_CLASS_HID_1475c = 0x1475c,\n-\tBNXT_ULP_CLASS_HID_31aa8 = 0x31aa8,\n-\tBNXT_ULP_CLASS_HID_315cc = 0x315cc,\n-\tBNXT_ULP_CLASS_HID_34e08 = 0x34e08,\n-\tBNXT_ULP_CLASS_HID_3492c = 0x3492c,\n-\tBNXT_ULP_CLASS_HID_33aac = 0x33aac,\n-\tBNXT_ULP_CLASS_HID_335d0 = 0x335d0,\n-\tBNXT_ULP_CLASS_HID_306c0 = 0x306c0,\n-\tBNXT_ULP_CLASS_HID_301e4 = 0x301e4,\n-\tBNXT_ULP_CLASS_HID_4d32 = 0x4d32,\n-\tBNXT_ULP_CLASS_HID_54aa = 0x54aa,\n-\tBNXT_ULP_CLASS_HID_0686 = 0x0686,\n-\tBNXT_ULP_CLASS_HID_540e = 0x540e,\n-\tBNXT_ULP_CLASS_HID_2e3c = 0x2e3c,\n-\tBNXT_ULP_CLASS_HID_3a20 = 0x3a20,\n-\tBNXT_ULP_CLASS_HID_46f0 = 0x46f0,\n-\tBNXT_ULP_CLASS_HID_52e4 = 0x52e4,\n-\tBNXT_ULP_CLASS_HID_55e4 = 0x55e4,\n-\tBNXT_ULP_CLASS_HID_21f8 = 0x21f8,\n-\tBNXT_ULP_CLASS_HID_75e8 = 0x75e8,\n-\tBNXT_ULP_CLASS_HID_41fc = 0x41fc,\n-\tBNXT_ULP_CLASS_HID_4d12 = 0x4d12,\n-\tBNXT_ULP_CLASS_HID_548a = 0x548a,\n-\tBNXT_ULP_CLASS_HID_3356 = 0x3356,\n-\tBNXT_ULP_CLASS_HID_1ace = 0x1ace,\n-\tBNXT_ULP_CLASS_HID_1a9a = 0x1a9a,\n-\tBNXT_ULP_CLASS_HID_4d46 = 0x4d46,\n-\tBNXT_ULP_CLASS_HID_2812 = 0x2812,\n-\tBNXT_ULP_CLASS_HID_338a = 0x338a,\n-\tBNXT_ULP_CLASS_HID_06e6 = 0x06e6,\n-\tBNXT_ULP_CLASS_HID_546e = 0x546e,\n-\tBNXT_ULP_CLASS_HID_46ee = 0x46ee,\n-\tBNXT_ULP_CLASS_HID_0d22 = 0x0d22,\n-\tBNXT_ULP_CLASS_HID_26e2 = 0x26e2,\n-\tBNXT_ULP_CLASS_HID_746a = 0x746a,\n-\tBNXT_ULP_CLASS_HID_1fa6 = 0x1fa6,\n-\tBNXT_ULP_CLASS_HID_2d2e = 0x2d2e,\n-\tBNXT_ULP_CLASS_HID_4ef2 = 0x4ef2,\n-\tBNXT_ULP_CLASS_HID_576a = 0x576a,\n-\tBNXT_ULP_CLASS_HID_30b6 = 0x30b6,\n-\tBNXT_ULP_CLASS_HID_192e = 0x192e,\n-\tBNXT_ULP_CLASS_HID_197a = 0x197a,\n-\tBNXT_ULP_CLASS_HID_4ea6 = 0x4ea6,\n-\tBNXT_ULP_CLASS_HID_2bf2 = 0x2bf2,\n-\tBNXT_ULP_CLASS_HID_306a = 0x306a,\n-\tBNXT_ULP_CLASS_HID_06c6 = 0x06c6,\n-\tBNXT_ULP_CLASS_HID_544e = 0x544e,\n-\tBNXT_ULP_CLASS_HID_46ce = 0x46ce,\n-\tBNXT_ULP_CLASS_HID_0d02 = 0x0d02,\n-\tBNXT_ULP_CLASS_HID_26c2 = 0x26c2,\n-\tBNXT_ULP_CLASS_HID_744a = 0x744a,\n-\tBNXT_ULP_CLASS_HID_1f86 = 0x1f86,\n-\tBNXT_ULP_CLASS_HID_2d0e = 0x2d0e,\n-\tBNXT_ULP_CLASS_HID_2e1c = 0x2e1c,\n-\tBNXT_ULP_CLASS_HID_3a00 = 0x3a00,\n-\tBNXT_ULP_CLASS_HID_46d0 = 0x46d0,\n-\tBNXT_ULP_CLASS_HID_52c4 = 0x52c4,\n-\tBNXT_ULP_CLASS_HID_4e10 = 0x4e10,\n-\tBNXT_ULP_CLASS_HID_5a04 = 0x5a04,\n-\tBNXT_ULP_CLASS_HID_1f98 = 0x1f98,\n-\tBNXT_ULP_CLASS_HID_72f8 = 0x72f8,\n-\tBNXT_ULP_CLASS_HID_0a78 = 0x0a78,\n-\tBNXT_ULP_CLASS_HID_166c = 0x166c,\n-\tBNXT_ULP_CLASS_HID_233c = 0x233c,\n-\tBNXT_ULP_CLASS_HID_0f20 = 0x0f20,\n-\tBNXT_ULP_CLASS_HID_2a7c = 0x2a7c,\n-\tBNXT_ULP_CLASS_HID_3660 = 0x3660,\n-\tBNXT_ULP_CLASS_HID_4330 = 0x4330,\n-\tBNXT_ULP_CLASS_HID_2f24 = 0x2f24,\n-\tBNXT_ULP_CLASS_HID_5584 = 0x5584,\n-\tBNXT_ULP_CLASS_HID_2198 = 0x2198,\n-\tBNXT_ULP_CLASS_HID_7588 = 0x7588,\n-\tBNXT_ULP_CLASS_HID_419c = 0x419c,\n-\tBNXT_ULP_CLASS_HID_27758 = 0x27758,\n-\tBNXT_ULP_CLASS_HID_243ac = 0x243ac,\n-\tBNXT_ULP_CLASS_HID_20c10 = 0x20c10,\n-\tBNXT_ULP_CLASS_HID_21864 = 0x21864,\n-\tBNXT_ULP_CLASS_HID_130c8 = 0x130c8,\n-\tBNXT_ULP_CLASS_HID_11cdc = 0x11cdc,\n-\tBNXT_ULP_CLASS_HID_150cc = 0x150cc,\n-\tBNXT_ULP_CLASS_HID_13d20 = 0x13d20,\n-\tBNXT_ULP_CLASS_HID_3529c = 0x3529c,\n-\tBNXT_ULP_CLASS_HID_33ef0 = 0x33ef0,\n-\tBNXT_ULP_CLASS_HID_372e0 = 0x372e0,\n-\tBNXT_ULP_CLASS_HID_35ef4 = 0x35ef4,\n-\tBNXT_ULP_CLASS_HID_2dfc = 0x2dfc,\n-\tBNXT_ULP_CLASS_HID_39e0 = 0x39e0,\n-\tBNXT_ULP_CLASS_HID_4530 = 0x4530,\n-\tBNXT_ULP_CLASS_HID_5124 = 0x5124,\n-\tBNXT_ULP_CLASS_HID_4df0 = 0x4df0,\n-\tBNXT_ULP_CLASS_HID_59e4 = 0x59e4,\n-\tBNXT_ULP_CLASS_HID_1c78 = 0x1c78,\n-\tBNXT_ULP_CLASS_HID_7118 = 0x7118,\n-\tBNXT_ULP_CLASS_HID_0998 = 0x0998,\n-\tBNXT_ULP_CLASS_HID_158c = 0x158c,\n-\tBNXT_ULP_CLASS_HID_20dc = 0x20dc,\n-\tBNXT_ULP_CLASS_HID_0cc0 = 0x0cc0,\n-\tBNXT_ULP_CLASS_HID_299c = 0x299c,\n-\tBNXT_ULP_CLASS_HID_3580 = 0x3580,\n-\tBNXT_ULP_CLASS_HID_40d0 = 0x40d0,\n-\tBNXT_ULP_CLASS_HID_2cc4 = 0x2cc4,\n-\tBNXT_ULP_CLASS_HID_55a4 = 0x55a4,\n-\tBNXT_ULP_CLASS_HID_21b8 = 0x21b8,\n-\tBNXT_ULP_CLASS_HID_75a8 = 0x75a8,\n-\tBNXT_ULP_CLASS_HID_41bc = 0x41bc,\n-\tBNXT_ULP_CLASS_HID_27778 = 0x27778,\n-\tBNXT_ULP_CLASS_HID_2438c = 0x2438c,\n-\tBNXT_ULP_CLASS_HID_20c30 = 0x20c30,\n-\tBNXT_ULP_CLASS_HID_21844 = 0x21844,\n-\tBNXT_ULP_CLASS_HID_130e8 = 0x130e8,\n-\tBNXT_ULP_CLASS_HID_11cfc = 0x11cfc,\n-\tBNXT_ULP_CLASS_HID_150ec = 0x150ec,\n-\tBNXT_ULP_CLASS_HID_13d00 = 0x13d00,\n-\tBNXT_ULP_CLASS_HID_352bc = 0x352bc,\n-\tBNXT_ULP_CLASS_HID_33ed0 = 0x33ed0,\n-\tBNXT_ULP_CLASS_HID_372c0 = 0x372c0,\n-\tBNXT_ULP_CLASS_HID_35ed4 = 0x35ed4,\n-\tBNXT_ULP_CLASS_HID_3866 = 0x3866,\n-\tBNXT_ULP_CLASS_HID_381e = 0x381e,\n-\tBNXT_ULP_CLASS_HID_3860 = 0x3860,\n-\tBNXT_ULP_CLASS_HID_0454 = 0x0454,\n-\tBNXT_ULP_CLASS_HID_3818 = 0x3818,\n-\tBNXT_ULP_CLASS_HID_042c = 0x042c,\n-\tBNXT_ULP_CLASS_HID_3846 = 0x3846,\n-\tBNXT_ULP_CLASS_HID_387e = 0x387e,\n-\tBNXT_ULP_CLASS_HID_3ba6 = 0x3ba6,\n-\tBNXT_ULP_CLASS_HID_385e = 0x385e,\n-\tBNXT_ULP_CLASS_HID_3840 = 0x3840,\n-\tBNXT_ULP_CLASS_HID_0474 = 0x0474,\n-\tBNXT_ULP_CLASS_HID_3878 = 0x3878,\n-\tBNXT_ULP_CLASS_HID_044c = 0x044c,\n-\tBNXT_ULP_CLASS_HID_3ba0 = 0x3ba0,\n-\tBNXT_ULP_CLASS_HID_0794 = 0x0794,\n-\tBNXT_ULP_CLASS_HID_3858 = 0x3858,\n-\tBNXT_ULP_CLASS_HID_046c = 0x046c\n+\tBNXT_ULP_CLASS_HID_00b8 = 0x00b8,\n+\tBNXT_ULP_CLASS_HID_0cc2 = 0x0cc2,\n+\tBNXT_ULP_CLASS_HID_10e4 = 0x10e4,\n+\tBNXT_ULP_CLASS_HID_1d0e = 0x1d0e,\n+\tBNXT_ULP_CLASS_HID_0286 = 0x0286,\n+\tBNXT_ULP_CLASS_HID_0e98 = 0x0e98,\n+\tBNXT_ULP_CLASS_HID_1666 = 0x1666,\n+\tBNXT_ULP_CLASS_HID_02de = 0x02de,\n+\tBNXT_ULP_CLASS_HID_81d25 = 0x81d25,\n+\tBNXT_ULP_CLASS_HID_809ad = 0x809ad,\n+\tBNXT_ULP_CLASS_HID_80ae3 = 0x80ae3,\n+\tBNXT_ULP_CLASS_HID_8170d = 0x8170d,\n+\tBNXT_ULP_CLASS_HID_80773 = 0x80773,\n+\tBNXT_ULP_CLASS_HID_8139d = 0x8139d,\n+\tBNXT_ULP_CLASS_HID_814d3 = 0x814d3,\n+\tBNXT_ULP_CLASS_HID_8015b = 0x8015b,\n+\tBNXT_ULP_CLASS_HID_21977 = 0x21977,\n+\tBNXT_ULP_CLASS_HID_205ef = 0x205ef,\n+\tBNXT_ULP_CLASS_HID_20735 = 0x20735,\n+\tBNXT_ULP_CLASS_HID_2134f = 0x2134f,\n+\tBNXT_ULP_CLASS_HID_61beb = 0x61beb,\n+\tBNXT_ULP_CLASS_HID_60863 = 0x60863,\n+\tBNXT_ULP_CLASS_HID_609a9 = 0x609a9,\n+\tBNXT_ULP_CLASS_HID_615c3 = 0x615c3,\n+\tBNXT_ULP_CLASS_HID_00a8 = 0x00a8,\n+\tBNXT_ULP_CLASS_HID_0cd2 = 0x0cd2,\n+\tBNXT_ULP_CLASS_HID_10f4 = 0x10f4,\n+\tBNXT_ULP_CLASS_HID_1d1e = 0x1d1e,\n+\tBNXT_ULP_CLASS_HID_1488 = 0x1488,\n+\tBNXT_ULP_CLASS_HID_0110 = 0x0110,\n+\tBNXT_ULP_CLASS_HID_0532 = 0x0532,\n+\tBNXT_ULP_CLASS_HID_115c = 0x115c,\n+\tBNXT_ULP_CLASS_HID_0ab8 = 0x0ab8,\n+\tBNXT_ULP_CLASS_HID_16a2 = 0x16a2,\n+\tBNXT_ULP_CLASS_HID_1ac4 = 0x1ac4,\n+\tBNXT_ULP_CLASS_HID_074c = 0x074c,\n+\tBNXT_ULP_CLASS_HID_1e98 = 0x1e98,\n+\tBNXT_ULP_CLASS_HID_0ae0 = 0x0ae0,\n+\tBNXT_ULP_CLASS_HID_0f02 = 0x0f02,\n+\tBNXT_ULP_CLASS_HID_1b2c = 0x1b2c,\n+\tBNXT_ULP_CLASS_HID_0296 = 0x0296,\n+\tBNXT_ULP_CLASS_HID_0e88 = 0x0e88,\n+\tBNXT_ULP_CLASS_HID_1676 = 0x1676,\n+\tBNXT_ULP_CLASS_HID_02ce = 0x02ce,\n+\tBNXT_ULP_CLASS_HID_8076e = 0x8076e,\n+\tBNXT_ULP_CLASS_HID_81380 = 0x81380,\n+\tBNXT_ULP_CLASS_HID_81b4e = 0x81b4e,\n+\tBNXT_ULP_CLASS_HID_807c6 = 0x807c6,\n+\tBNXT_ULP_CLASS_HID_404ea = 0x404ea,\n+\tBNXT_ULP_CLASS_HID_4110c = 0x4110c,\n+\tBNXT_ULP_CLASS_HID_418ca = 0x418ca,\n+\tBNXT_ULP_CLASS_HID_40542 = 0x40542,\n+\tBNXT_ULP_CLASS_HID_c09e2 = 0xc09e2,\n+\tBNXT_ULP_CLASS_HID_c1604 = 0xc1604,\n+\tBNXT_ULP_CLASS_HID_c1dc2 = 0xc1dc2,\n+\tBNXT_ULP_CLASS_HID_c0a5a = 0xc0a5a,\n+\tBNXT_ULP_CLASS_HID_0098 = 0x0098,\n+\tBNXT_ULP_CLASS_HID_0ce2 = 0x0ce2,\n+\tBNXT_ULP_CLASS_HID_10c4 = 0x10c4,\n+\tBNXT_ULP_CLASS_HID_1d2e = 0x1d2e,\n+\tBNXT_ULP_CLASS_HID_14b8 = 0x14b8,\n+\tBNXT_ULP_CLASS_HID_0120 = 0x0120,\n+\tBNXT_ULP_CLASS_HID_0502 = 0x0502,\n+\tBNXT_ULP_CLASS_HID_116c = 0x116c,\n+\tBNXT_ULP_CLASS_HID_0a88 = 0x0a88,\n+\tBNXT_ULP_CLASS_HID_1692 = 0x1692,\n+\tBNXT_ULP_CLASS_HID_1af4 = 0x1af4,\n+\tBNXT_ULP_CLASS_HID_077c = 0x077c,\n+\tBNXT_ULP_CLASS_HID_1ea8 = 0x1ea8,\n+\tBNXT_ULP_CLASS_HID_0ad0 = 0x0ad0,\n+\tBNXT_ULP_CLASS_HID_0f32 = 0x0f32,\n+\tBNXT_ULP_CLASS_HID_1b1c = 0x1b1c,\n+\tBNXT_ULP_CLASS_HID_02a6 = 0x02a6,\n+\tBNXT_ULP_CLASS_HID_0eb8 = 0x0eb8,\n+\tBNXT_ULP_CLASS_HID_1646 = 0x1646,\n+\tBNXT_ULP_CLASS_HID_02fe = 0x02fe,\n+\tBNXT_ULP_CLASS_HID_8075e = 0x8075e,\n+\tBNXT_ULP_CLASS_HID_813b0 = 0x813b0,\n+\tBNXT_ULP_CLASS_HID_81b7e = 0x81b7e,\n+\tBNXT_ULP_CLASS_HID_807f6 = 0x807f6,\n+\tBNXT_ULP_CLASS_HID_404da = 0x404da,\n+\tBNXT_ULP_CLASS_HID_4113c = 0x4113c,\n+\tBNXT_ULP_CLASS_HID_418fa = 0x418fa,\n+\tBNXT_ULP_CLASS_HID_40572 = 0x40572,\n+\tBNXT_ULP_CLASS_HID_c09d2 = 0xc09d2,\n+\tBNXT_ULP_CLASS_HID_c1634 = 0xc1634,\n+\tBNXT_ULP_CLASS_HID_c1df2 = 0xc1df2,\n+\tBNXT_ULP_CLASS_HID_c0a6a = 0xc0a6a,\n+\tBNXT_ULP_CLASS_HID_81d35 = 0x81d35,\n+\tBNXT_ULP_CLASS_HID_809bd = 0x809bd,\n+\tBNXT_ULP_CLASS_HID_80af3 = 0x80af3,\n+\tBNXT_ULP_CLASS_HID_8171d = 0x8171d,\n+\tBNXT_ULP_CLASS_HID_80763 = 0x80763,\n+\tBNXT_ULP_CLASS_HID_8138d = 0x8138d,\n+\tBNXT_ULP_CLASS_HID_814c3 = 0x814c3,\n+\tBNXT_ULP_CLASS_HID_8014b = 0x8014b,\n+\tBNXT_ULP_CLASS_HID_c001f = 0xc001f,\n+\tBNXT_ULP_CLASS_HID_c0c39 = 0xc0c39,\n+\tBNXT_ULP_CLASS_HID_c0d7f = 0xc0d7f,\n+\tBNXT_ULP_CLASS_HID_c1999 = 0xc1999,\n+\tBNXT_ULP_CLASS_HID_c09ef = 0xc09ef,\n+\tBNXT_ULP_CLASS_HID_c1609 = 0xc1609,\n+\tBNXT_ULP_CLASS_HID_c174f = 0xc174f,\n+\tBNXT_ULP_CLASS_HID_c03d7 = 0xc03d7,\n+\tBNXT_ULP_CLASS_HID_a1e73 = 0xa1e73,\n+\tBNXT_ULP_CLASS_HID_a0afb = 0xa0afb,\n+\tBNXT_ULP_CLASS_HID_a0c31 = 0xa0c31,\n+\tBNXT_ULP_CLASS_HID_a185b = 0xa185b,\n+\tBNXT_ULP_CLASS_HID_a08a1 = 0xa08a1,\n+\tBNXT_ULP_CLASS_HID_a14cb = 0xa14cb,\n+\tBNXT_ULP_CLASS_HID_a1601 = 0xa1601,\n+\tBNXT_ULP_CLASS_HID_a0289 = 0xa0289,\n+\tBNXT_ULP_CLASS_HID_e015d = 0xe015d,\n+\tBNXT_ULP_CLASS_HID_e0d47 = 0xe0d47,\n+\tBNXT_ULP_CLASS_HID_e0ebd = 0xe0ebd,\n+\tBNXT_ULP_CLASS_HID_e1aa7 = 0xe1aa7,\n+\tBNXT_ULP_CLASS_HID_e0b2d = 0xe0b2d,\n+\tBNXT_ULP_CLASS_HID_e1757 = 0xe1757,\n+\tBNXT_ULP_CLASS_HID_e188d = 0xe188d,\n+\tBNXT_ULP_CLASS_HID_e0515 = 0xe0515,\n+\tBNXT_ULP_CLASS_HID_21967 = 0x21967,\n+\tBNXT_ULP_CLASS_HID_205ff = 0x205ff,\n+\tBNXT_ULP_CLASS_HID_20725 = 0x20725,\n+\tBNXT_ULP_CLASS_HID_2135f = 0x2135f,\n+\tBNXT_ULP_CLASS_HID_61bfb = 0x61bfb,\n+\tBNXT_ULP_CLASS_HID_60873 = 0x60873,\n+\tBNXT_ULP_CLASS_HID_609b9 = 0x609b9,\n+\tBNXT_ULP_CLASS_HID_615d3 = 0x615d3,\n+\tBNXT_ULP_CLASS_HID_30a55 = 0x30a55,\n+\tBNXT_ULP_CLASS_HID_3164f = 0x3164f,\n+\tBNXT_ULP_CLASS_HID_317b5 = 0x317b5,\n+\tBNXT_ULP_CLASS_HID_3040d = 0x3040d,\n+\tBNXT_ULP_CLASS_HID_70ca9 = 0x70ca9,\n+\tBNXT_ULP_CLASS_HID_718c3 = 0x718c3,\n+\tBNXT_ULP_CLASS_HID_71a09 = 0x71a09,\n+\tBNXT_ULP_CLASS_HID_70681 = 0x70681,\n+\tBNXT_ULP_CLASS_HID_2821d = 0x2821d,\n+\tBNXT_ULP_CLASS_HID_28e37 = 0x28e37,\n+\tBNXT_ULP_CLASS_HID_28f7d = 0x28f7d,\n+\tBNXT_ULP_CLASS_HID_29b97 = 0x29b97,\n+\tBNXT_ULP_CLASS_HID_68491 = 0x68491,\n+\tBNXT_ULP_CLASS_HID_6908b = 0x6908b,\n+\tBNXT_ULP_CLASS_HID_691f1 = 0x691f1,\n+\tBNXT_ULP_CLASS_HID_69deb = 0x69deb,\n+\tBNXT_ULP_CLASS_HID_3926d = 0x3926d,\n+\tBNXT_ULP_CLASS_HID_39e87 = 0x39e87,\n+\tBNXT_ULP_CLASS_HID_38023 = 0x38023,\n+\tBNXT_ULP_CLASS_HID_38c45 = 0x38c45,\n+\tBNXT_ULP_CLASS_HID_794e1 = 0x794e1,\n+\tBNXT_ULP_CLASS_HID_78179 = 0x78179,\n+\tBNXT_ULP_CLASS_HID_782a7 = 0x782a7,\n+\tBNXT_ULP_CLASS_HID_78ed9 = 0x78ed9,\n+\tBNXT_ULP_CLASS_HID_81d05 = 0x81d05,\n+\tBNXT_ULP_CLASS_HID_8098d = 0x8098d,\n+\tBNXT_ULP_CLASS_HID_80ac3 = 0x80ac3,\n+\tBNXT_ULP_CLASS_HID_8172d = 0x8172d,\n+\tBNXT_ULP_CLASS_HID_80753 = 0x80753,\n+\tBNXT_ULP_CLASS_HID_813bd = 0x813bd,\n+\tBNXT_ULP_CLASS_HID_814f3 = 0x814f3,\n+\tBNXT_ULP_CLASS_HID_8017b = 0x8017b,\n+\tBNXT_ULP_CLASS_HID_c002f = 0xc002f,\n+\tBNXT_ULP_CLASS_HID_c0c09 = 0xc0c09,\n+\tBNXT_ULP_CLASS_HID_c0d4f = 0xc0d4f,\n+\tBNXT_ULP_CLASS_HID_c19a9 = 0xc19a9,\n+\tBNXT_ULP_CLASS_HID_c09df = 0xc09df,\n+\tBNXT_ULP_CLASS_HID_c1639 = 0xc1639,\n+\tBNXT_ULP_CLASS_HID_c177f = 0xc177f,\n+\tBNXT_ULP_CLASS_HID_c03e7 = 0xc03e7,\n+\tBNXT_ULP_CLASS_HID_a1e43 = 0xa1e43,\n+\tBNXT_ULP_CLASS_HID_a0acb = 0xa0acb,\n+\tBNXT_ULP_CLASS_HID_a0c01 = 0xa0c01,\n+\tBNXT_ULP_CLASS_HID_a186b = 0xa186b,\n+\tBNXT_ULP_CLASS_HID_a0891 = 0xa0891,\n+\tBNXT_ULP_CLASS_HID_a14fb = 0xa14fb,\n+\tBNXT_ULP_CLASS_HID_a1631 = 0xa1631,\n+\tBNXT_ULP_CLASS_HID_a02b9 = 0xa02b9,\n+\tBNXT_ULP_CLASS_HID_e016d = 0xe016d,\n+\tBNXT_ULP_CLASS_HID_e0d77 = 0xe0d77,\n+\tBNXT_ULP_CLASS_HID_e0e8d = 0xe0e8d,\n+\tBNXT_ULP_CLASS_HID_e1a97 = 0xe1a97,\n+\tBNXT_ULP_CLASS_HID_e0b1d = 0xe0b1d,\n+\tBNXT_ULP_CLASS_HID_e1767 = 0xe1767,\n+\tBNXT_ULP_CLASS_HID_e18bd = 0xe18bd,\n+\tBNXT_ULP_CLASS_HID_e0525 = 0xe0525,\n+\tBNXT_ULP_CLASS_HID_21957 = 0x21957,\n+\tBNXT_ULP_CLASS_HID_205cf = 0x205cf,\n+\tBNXT_ULP_CLASS_HID_20715 = 0x20715,\n+\tBNXT_ULP_CLASS_HID_2136f = 0x2136f,\n+\tBNXT_ULP_CLASS_HID_61bcb = 0x61bcb,\n+\tBNXT_ULP_CLASS_HID_60843 = 0x60843,\n+\tBNXT_ULP_CLASS_HID_60989 = 0x60989,\n+\tBNXT_ULP_CLASS_HID_615e3 = 0x615e3,\n+\tBNXT_ULP_CLASS_HID_30a65 = 0x30a65,\n+\tBNXT_ULP_CLASS_HID_3167f = 0x3167f,\n+\tBNXT_ULP_CLASS_HID_31785 = 0x31785,\n+\tBNXT_ULP_CLASS_HID_3043d = 0x3043d,\n+\tBNXT_ULP_CLASS_HID_70c99 = 0x70c99,\n+\tBNXT_ULP_CLASS_HID_718f3 = 0x718f3,\n+\tBNXT_ULP_CLASS_HID_71a39 = 0x71a39,\n+\tBNXT_ULP_CLASS_HID_706b1 = 0x706b1,\n+\tBNXT_ULP_CLASS_HID_2822d = 0x2822d,\n+\tBNXT_ULP_CLASS_HID_28e07 = 0x28e07,\n+\tBNXT_ULP_CLASS_HID_28f4d = 0x28f4d,\n+\tBNXT_ULP_CLASS_HID_29ba7 = 0x29ba7,\n+\tBNXT_ULP_CLASS_HID_684a1 = 0x684a1,\n+\tBNXT_ULP_CLASS_HID_690bb = 0x690bb,\n+\tBNXT_ULP_CLASS_HID_691c1 = 0x691c1,\n+\tBNXT_ULP_CLASS_HID_69ddb = 0x69ddb,\n+\tBNXT_ULP_CLASS_HID_3925d = 0x3925d,\n+\tBNXT_ULP_CLASS_HID_39eb7 = 0x39eb7,\n+\tBNXT_ULP_CLASS_HID_38013 = 0x38013,\n+\tBNXT_ULP_CLASS_HID_38c75 = 0x38c75,\n+\tBNXT_ULP_CLASS_HID_794d1 = 0x794d1,\n+\tBNXT_ULP_CLASS_HID_78149 = 0x78149,\n+\tBNXT_ULP_CLASS_HID_78297 = 0x78297,\n+\tBNXT_ULP_CLASS_HID_78ee9 = 0x78ee9,\n+\tBNXT_ULP_CLASS_HID_0816 = 0x0816,\n+\tBNXT_ULP_CLASS_HID_1852 = 0x1852,\n+\tBNXT_ULP_CLASS_HID_09f4 = 0x09f4,\n+\tBNXT_ULP_CLASS_HID_1dd4 = 0x1dd4,\n+\tBNXT_ULP_CLASS_HID_804f1 = 0x804f1,\n+\tBNXT_ULP_CLASS_HID_81251 = 0x81251,\n+\tBNXT_ULP_CLASS_HID_80ee1 = 0x80ee1,\n+\tBNXT_ULP_CLASS_HID_81c41 = 0x81c41,\n+\tBNXT_ULP_CLASS_HID_2013b = 0x2013b,\n+\tBNXT_ULP_CLASS_HID_20e9b = 0x20e9b,\n+\tBNXT_ULP_CLASS_HID_603bf = 0x603bf,\n+\tBNXT_ULP_CLASS_HID_6111f = 0x6111f,\n+\tBNXT_ULP_CLASS_HID_0806 = 0x0806,\n+\tBNXT_ULP_CLASS_HID_1842 = 0x1842,\n+\tBNXT_ULP_CLASS_HID_1be6 = 0x1be6,\n+\tBNXT_ULP_CLASS_HID_0c80 = 0x0c80,\n+\tBNXT_ULP_CLASS_HID_1216 = 0x1216,\n+\tBNXT_ULP_CLASS_HID_02b0 = 0x02b0,\n+\tBNXT_ULP_CLASS_HID_0654 = 0x0654,\n+\tBNXT_ULP_CLASS_HID_1690 = 0x1690,\n+\tBNXT_ULP_CLASS_HID_09e4 = 0x09e4,\n+\tBNXT_ULP_CLASS_HID_1dc4 = 0x1dc4,\n+\tBNXT_ULP_CLASS_HID_80efc = 0x80efc,\n+\tBNXT_ULP_CLASS_HID_80332 = 0x80332,\n+\tBNXT_ULP_CLASS_HID_40c78 = 0x40c78,\n+\tBNXT_ULP_CLASS_HID_400be = 0x400be,\n+\tBNXT_ULP_CLASS_HID_c1170 = 0xc1170,\n+\tBNXT_ULP_CLASS_HID_c05b6 = 0xc05b6,\n+\tBNXT_ULP_CLASS_HID_0836 = 0x0836,\n+\tBNXT_ULP_CLASS_HID_1872 = 0x1872,\n+\tBNXT_ULP_CLASS_HID_1bd6 = 0x1bd6,\n+\tBNXT_ULP_CLASS_HID_0cb0 = 0x0cb0,\n+\tBNXT_ULP_CLASS_HID_1226 = 0x1226,\n+\tBNXT_ULP_CLASS_HID_0280 = 0x0280,\n+\tBNXT_ULP_CLASS_HID_0664 = 0x0664,\n+\tBNXT_ULP_CLASS_HID_16a0 = 0x16a0,\n+\tBNXT_ULP_CLASS_HID_09d4 = 0x09d4,\n+\tBNXT_ULP_CLASS_HID_1df4 = 0x1df4,\n+\tBNXT_ULP_CLASS_HID_80ecc = 0x80ecc,\n+\tBNXT_ULP_CLASS_HID_80302 = 0x80302,\n+\tBNXT_ULP_CLASS_HID_40c48 = 0x40c48,\n+\tBNXT_ULP_CLASS_HID_4008e = 0x4008e,\n+\tBNXT_ULP_CLASS_HID_c1140 = 0xc1140,\n+\tBNXT_ULP_CLASS_HID_c0586 = 0xc0586,\n+\tBNXT_ULP_CLASS_HID_804e1 = 0x804e1,\n+\tBNXT_ULP_CLASS_HID_81241 = 0x81241,\n+\tBNXT_ULP_CLASS_HID_80ef1 = 0x80ef1,\n+\tBNXT_ULP_CLASS_HID_81c51 = 0x81c51,\n+\tBNXT_ULP_CLASS_HID_c076d = 0xc076d,\n+\tBNXT_ULP_CLASS_HID_c14cd = 0xc14cd,\n+\tBNXT_ULP_CLASS_HID_c117d = 0xc117d,\n+\tBNXT_ULP_CLASS_HID_c1edd = 0xc1edd,\n+\tBNXT_ULP_CLASS_HID_a062f = 0xa062f,\n+\tBNXT_ULP_CLASS_HID_a138f = 0xa138f,\n+\tBNXT_ULP_CLASS_HID_a103f = 0xa103f,\n+\tBNXT_ULP_CLASS_HID_a1d9f = 0xa1d9f,\n+\tBNXT_ULP_CLASS_HID_e08ab = 0xe08ab,\n+\tBNXT_ULP_CLASS_HID_e160b = 0xe160b,\n+\tBNXT_ULP_CLASS_HID_e12bb = 0xe12bb,\n+\tBNXT_ULP_CLASS_HID_e0079 = 0xe0079,\n+\tBNXT_ULP_CLASS_HID_2012b = 0x2012b,\n+\tBNXT_ULP_CLASS_HID_20e8b = 0x20e8b,\n+\tBNXT_ULP_CLASS_HID_603af = 0x603af,\n+\tBNXT_ULP_CLASS_HID_6110f = 0x6110f,\n+\tBNXT_ULP_CLASS_HID_311bb = 0x311bb,\n+\tBNXT_ULP_CLASS_HID_31f1b = 0x31f1b,\n+\tBNXT_ULP_CLASS_HID_7143f = 0x7143f,\n+\tBNXT_ULP_CLASS_HID_701fd = 0x701fd,\n+\tBNXT_ULP_CLASS_HID_28963 = 0x28963,\n+\tBNXT_ULP_CLASS_HID_296c3 = 0x296c3,\n+\tBNXT_ULP_CLASS_HID_68be7 = 0x68be7,\n+\tBNXT_ULP_CLASS_HID_69947 = 0x69947,\n+\tBNXT_ULP_CLASS_HID_399f3 = 0x399f3,\n+\tBNXT_ULP_CLASS_HID_387b1 = 0x387b1,\n+\tBNXT_ULP_CLASS_HID_79c77 = 0x79c77,\n+\tBNXT_ULP_CLASS_HID_78a35 = 0x78a35,\n+\tBNXT_ULP_CLASS_HID_804d1 = 0x804d1,\n+\tBNXT_ULP_CLASS_HID_81271 = 0x81271,\n+\tBNXT_ULP_CLASS_HID_80ec1 = 0x80ec1,\n+\tBNXT_ULP_CLASS_HID_81c61 = 0x81c61,\n+\tBNXT_ULP_CLASS_HID_c075d = 0xc075d,\n+\tBNXT_ULP_CLASS_HID_c14fd = 0xc14fd,\n+\tBNXT_ULP_CLASS_HID_c114d = 0xc114d,\n+\tBNXT_ULP_CLASS_HID_c1eed = 0xc1eed,\n+\tBNXT_ULP_CLASS_HID_a061f = 0xa061f,\n+\tBNXT_ULP_CLASS_HID_a13bf = 0xa13bf,\n+\tBNXT_ULP_CLASS_HID_a100f = 0xa100f,\n+\tBNXT_ULP_CLASS_HID_a1daf = 0xa1daf,\n+\tBNXT_ULP_CLASS_HID_e089b = 0xe089b,\n+\tBNXT_ULP_CLASS_HID_e163b = 0xe163b,\n+\tBNXT_ULP_CLASS_HID_e128b = 0xe128b,\n+\tBNXT_ULP_CLASS_HID_e0049 = 0xe0049,\n+\tBNXT_ULP_CLASS_HID_2011b = 0x2011b,\n+\tBNXT_ULP_CLASS_HID_20ebb = 0x20ebb,\n+\tBNXT_ULP_CLASS_HID_6039f = 0x6039f,\n+\tBNXT_ULP_CLASS_HID_6113f = 0x6113f,\n+\tBNXT_ULP_CLASS_HID_3118b = 0x3118b,\n+\tBNXT_ULP_CLASS_HID_31f2b = 0x31f2b,\n+\tBNXT_ULP_CLASS_HID_7140f = 0x7140f,\n+\tBNXT_ULP_CLASS_HID_701cd = 0x701cd,\n+\tBNXT_ULP_CLASS_HID_28953 = 0x28953,\n+\tBNXT_ULP_CLASS_HID_296f3 = 0x296f3,\n+\tBNXT_ULP_CLASS_HID_68bd7 = 0x68bd7,\n+\tBNXT_ULP_CLASS_HID_69977 = 0x69977,\n+\tBNXT_ULP_CLASS_HID_399c3 = 0x399c3,\n+\tBNXT_ULP_CLASS_HID_38781 = 0x38781,\n+\tBNXT_ULP_CLASS_HID_79c47 = 0x79c47,\n+\tBNXT_ULP_CLASS_HID_78a05 = 0x78a05,\n+\tBNXT_ULP_CLASS_HID_04a4 = 0x04a4,\n+\tBNXT_ULP_CLASS_HID_04a8 = 0x04a8,\n+\tBNXT_ULP_CLASS_HID_04a5 = 0x04a5,\n+\tBNXT_ULP_CLASS_HID_1205 = 0x1205,\n+\tBNXT_ULP_CLASS_HID_04a9 = 0x04a9,\n+\tBNXT_ULP_CLASS_HID_1209 = 0x1209,\n+\tBNXT_ULP_CLASS_HID_04b4 = 0x04b4,\n+\tBNXT_ULP_CLASS_HID_04b8 = 0x04b8,\n+\tBNXT_ULP_CLASS_HID_0484 = 0x0484,\n+\tBNXT_ULP_CLASS_HID_0488 = 0x0488,\n+\tBNXT_ULP_CLASS_HID_04b5 = 0x04b5,\n+\tBNXT_ULP_CLASS_HID_1215 = 0x1215,\n+\tBNXT_ULP_CLASS_HID_04b9 = 0x04b9,\n+\tBNXT_ULP_CLASS_HID_1219 = 0x1219,\n+\tBNXT_ULP_CLASS_HID_0485 = 0x0485,\n+\tBNXT_ULP_CLASS_HID_1225 = 0x1225,\n+\tBNXT_ULP_CLASS_HID_0489 = 0x0489,\n+\tBNXT_ULP_CLASS_HID_1229 = 0x1229,\n+\tBNXT_ULP_CLASS_HID_0226 = 0x0226,\n+\tBNXT_ULP_CLASS_HID_4045a = 0x4045a,\n+\tBNXT_ULP_CLASS_HID_0daa = 0x0daa,\n+\tBNXT_ULP_CLASS_HID_11b0 = 0x11b0,\n+\tBNXT_ULP_CLASS_HID_403f8 = 0x403f8,\n+\tBNXT_ULP_CLASS_HID_4161e = 0x4161e,\n+\tBNXT_ULP_CLASS_HID_40439 = 0x40439,\n+\tBNXT_ULP_CLASS_HID_41405 = 0x41405,\n+\tBNXT_ULP_CLASS_HID_51449 = 0x51449,\n+\tBNXT_ULP_CLASS_HID_50b33 = 0x50b33,\n+\tBNXT_ULP_CLASS_HID_48c01 = 0x48c01,\n+\tBNXT_ULP_CLASS_HID_483eb = 0x483eb,\n+\tBNXT_ULP_CLASS_HID_5833f = 0x5833f,\n+\tBNXT_ULP_CLASS_HID_5937b = 0x5937b,\n+\tBNXT_ULP_CLASS_HID_41875 = 0x41875,\n+\tBNXT_ULP_CLASS_HID_40f5f = 0x40f5f,\n+\tBNXT_ULP_CLASS_HID_50f23 = 0x50f23,\n+\tBNXT_ULP_CLASS_HID_51f6f = 0x51f6f,\n+\tBNXT_ULP_CLASS_HID_4875b = 0x4875b,\n+\tBNXT_ULP_CLASS_HID_49727 = 0x49727,\n+\tBNXT_ULP_CLASS_HID_5976b = 0x5976b,\n+\tBNXT_ULP_CLASS_HID_58655 = 0x58655,\n+\tBNXT_ULP_CLASS_HID_4125f = 0x4125f,\n+\tBNXT_ULP_CLASS_HID_401f9 = 0x401f9,\n+\tBNXT_ULP_CLASS_HID_501cd = 0x501cd,\n+\tBNXT_ULP_CLASS_HID_51149 = 0x51149,\n+\tBNXT_ULP_CLASS_HID_49a67 = 0x49a67,\n+\tBNXT_ULP_CLASS_HID_489c1 = 0x489c1,\n+\tBNXT_ULP_CLASS_HID_58955 = 0x58955,\n+\tBNXT_ULP_CLASS_HID_59951 = 0x59951,\n+\tBNXT_ULP_CLASS_HID_40569 = 0x40569,\n+\tBNXT_ULP_CLASS_HID_41575 = 0x41575,\n+\tBNXT_ULP_CLASS_HID_51579 = 0x51579,\n+\tBNXT_ULP_CLASS_HID_50463 = 0x50463,\n+\tBNXT_ULP_CLASS_HID_48d71 = 0x48d71,\n+\tBNXT_ULP_CLASS_HID_49d7d = 0x49d7d,\n+\tBNXT_ULP_CLASS_HID_59d41 = 0x59d41,\n+\tBNXT_ULP_CLASS_HID_58c6b = 0x58c6b,\n+\tBNXT_ULP_CLASS_HID_10255 = 0x10255,\n+\tBNXT_ULP_CLASS_HID_11675 = 0x11675,\n+\tBNXT_ULP_CLASS_HID_14649 = 0x14649,\n+\tBNXT_ULP_CLASS_HID_15a69 = 0x15a69,\n+\tBNXT_ULP_CLASS_HID_1205b = 0x1205b,\n+\tBNXT_ULP_CLASS_HID_1347b = 0x1347b,\n+\tBNXT_ULP_CLASS_HID_16bbf = 0x16bbf,\n+\tBNXT_ULP_CLASS_HID_1785f = 0x1785f,\n+\tBNXT_ULP_CLASS_HID_11551 = 0x11551,\n+\tBNXT_ULP_CLASS_HID_10897 = 0x10897,\n+\tBNXT_ULP_CLASS_HID_15955 = 0x15955,\n+\tBNXT_ULP_CLASS_HID_14c8b = 0x14c8b,\n+\tBNXT_ULP_CLASS_HID_13b47 = 0x13b47,\n+\tBNXT_ULP_CLASS_HID_12e85 = 0x12e85,\n+\tBNXT_ULP_CLASS_HID_17f5b = 0x17f5b,\n+\tBNXT_ULP_CLASS_HID_17299 = 0x17299,\n+\tBNXT_ULP_CLASS_HID_10fe7 = 0x10fe7,\n+\tBNXT_ULP_CLASS_HID_10325 = 0x10325,\n+\tBNXT_ULP_CLASS_HID_153cb = 0x153cb,\n+\tBNXT_ULP_CLASS_HID_14709 = 0x14709,\n+\tBNXT_ULP_CLASS_HID_12dc5 = 0x12dc5,\n+\tBNXT_ULP_CLASS_HID_1212b = 0x1212b,\n+\tBNXT_ULP_CLASS_HID_171c9 = 0x171c9,\n+\tBNXT_ULP_CLASS_HID_1650f = 0x1650f,\n+\tBNXT_ULP_CLASS_HID_10201 = 0x10201,\n+\tBNXT_ULP_CLASS_HID_116c1 = 0x116c1,\n+\tBNXT_ULP_CLASS_HID_14605 = 0x14605,\n+\tBNXT_ULP_CLASS_HID_15a05 = 0x15a05,\n+\tBNXT_ULP_CLASS_HID_12007 = 0x12007,\n+\tBNXT_ULP_CLASS_HID_13407 = 0x13407,\n+\tBNXT_ULP_CLASS_HID_1640b = 0x1640b,\n+\tBNXT_ULP_CLASS_HID_1780b = 0x1780b,\n+\tBNXT_ULP_CLASS_HID_404b0 = 0x404b0,\n+\tBNXT_ULP_CLASS_HID_4148c = 0x4148c,\n+\tBNXT_ULP_CLASS_HID_514c0 = 0x514c0,\n+\tBNXT_ULP_CLASS_HID_50bba = 0x50bba,\n+\tBNXT_ULP_CLASS_HID_48c88 = 0x48c88,\n+\tBNXT_ULP_CLASS_HID_48362 = 0x48362,\n+\tBNXT_ULP_CLASS_HID_583b6 = 0x583b6,\n+\tBNXT_ULP_CLASS_HID_593f2 = 0x593f2,\n+\tBNXT_ULP_CLASS_HID_41f54 = 0x41f54,\n+\tBNXT_ULP_CLASS_HID_40fce = 0x40fce,\n+\tBNXT_ULP_CLASS_HID_50e02 = 0x50e02,\n+\tBNXT_ULP_CLASS_HID_51e5e = 0x51e5e,\n+\tBNXT_ULP_CLASS_HID_487ca = 0x487ca,\n+\tBNXT_ULP_CLASS_HID_49606 = 0x49606,\n+\tBNXT_ULP_CLASS_HID_5965a = 0x5965a,\n+\tBNXT_ULP_CLASS_HID_58514 = 0x58514,\n+\tBNXT_ULP_CLASS_HID_412c2 = 0x412c2,\n+\tBNXT_ULP_CLASS_HID_401ac = 0x401ac,\n+\tBNXT_ULP_CLASS_HID_501e0 = 0x501e0,\n+\tBNXT_ULP_CLASS_HID_511cc = 0x511cc,\n+\tBNXT_ULP_CLASS_HID_4990a = 0x4990a,\n+\tBNXT_ULP_CLASS_HID_489e4 = 0x489e4,\n+\tBNXT_ULP_CLASS_HID_589c8 = 0x589c8,\n+\tBNXT_ULP_CLASS_HID_59804 = 0x59804,\n+\tBNXT_ULP_CLASS_HID_40404 = 0x40404,\n+\tBNXT_ULP_CLASS_HID_41440 = 0x41440,\n+\tBNXT_ULP_CLASS_HID_51484 = 0x51484,\n+\tBNXT_ULP_CLASS_HID_50b0e = 0x50b0e,\n+\tBNXT_ULP_CLASS_HID_48c4c = 0x48c4c,\n+\tBNXT_ULP_CLASS_HID_48306 = 0x48306,\n+\tBNXT_ULP_CLASS_HID_5830a = 0x5830a,\n+\tBNXT_ULP_CLASS_HID_59346 = 0x59346,\n+\tBNXT_ULP_CLASS_HID_102cc = 0x102cc,\n+\tBNXT_ULP_CLASS_HID_116ec = 0x116ec,\n+\tBNXT_ULP_CLASS_HID_146d0 = 0x146d0,\n+\tBNXT_ULP_CLASS_HID_15af0 = 0x15af0,\n+\tBNXT_ULP_CLASS_HID_120c2 = 0x120c2,\n+\tBNXT_ULP_CLASS_HID_134e2 = 0x134e2,\n+\tBNXT_ULP_CLASS_HID_16b26 = 0x16b26,\n+\tBNXT_ULP_CLASS_HID_178c6 = 0x178c6,\n+\tBNXT_ULP_CLASS_HID_115c6 = 0x115c6,\n+\tBNXT_ULP_CLASS_HID_10804 = 0x10804,\n+\tBNXT_ULP_CLASS_HID_15822 = 0x15822,\n+\tBNXT_ULP_CLASS_HID_14c60 = 0x14c60,\n+\tBNXT_ULP_CLASS_HID_13bd4 = 0x13bd4,\n+\tBNXT_ULP_CLASS_HID_12e12 = 0x12e12,\n+\tBNXT_ULP_CLASS_HID_17e30 = 0x17e30,\n+\tBNXT_ULP_CLASS_HID_17276 = 0x17276,\n+\tBNXT_ULP_CLASS_HID_11f1a = 0x11f1a,\n+\tBNXT_ULP_CLASS_HID_11358 = 0x11358,\n+\tBNXT_ULP_CLASS_HID_14398 = 0x14398,\n+\tBNXT_ULP_CLASS_HID_157b8 = 0x157b8,\n+\tBNXT_ULP_CLASS_HID_13d68 = 0x13d68,\n+\tBNXT_ULP_CLASS_HID_131aa = 0x131aa,\n+\tBNXT_ULP_CLASS_HID_16192 = 0x16192,\n+\tBNXT_ULP_CLASS_HID_175b2 = 0x175b2,\n+\tBNXT_ULP_CLASS_HID_112b2 = 0x112b2,\n+\tBNXT_ULP_CLASS_HID_106f0 = 0x106f0,\n+\tBNXT_ULP_CLASS_HID_15692 = 0x15692,\n+\tBNXT_ULP_CLASS_HID_14ad0 = 0x14ad0,\n+\tBNXT_ULP_CLASS_HID_13080 = 0x13080,\n+\tBNXT_ULP_CLASS_HID_124c2 = 0x124c2,\n+\tBNXT_ULP_CLASS_HID_174e0 = 0x174e0,\n+\tBNXT_ULP_CLASS_HID_16f22 = 0x16f22,\n+\tBNXT_ULP_CLASS_HID_4025b = 0x4025b,\n+\tBNXT_ULP_CLASS_HID_41267 = 0x41267,\n+\tBNXT_ULP_CLASS_HID_5122b = 0x5122b,\n+\tBNXT_ULP_CLASS_HID_50d51 = 0x50d51,\n+\tBNXT_ULP_CLASS_HID_48a63 = 0x48a63,\n+\tBNXT_ULP_CLASS_HID_48589 = 0x48589,\n+\tBNXT_ULP_CLASS_HID_5855d = 0x5855d,\n+\tBNXT_ULP_CLASS_HID_59519 = 0x59519,\n+\tBNXT_ULP_CLASS_HID_41e17 = 0x41e17,\n+\tBNXT_ULP_CLASS_HID_4093d = 0x4093d,\n+\tBNXT_ULP_CLASS_HID_50941 = 0x50941,\n+\tBNXT_ULP_CLASS_HID_5190d = 0x5190d,\n+\tBNXT_ULP_CLASS_HID_48139 = 0x48139,\n+\tBNXT_ULP_CLASS_HID_49145 = 0x49145,\n+\tBNXT_ULP_CLASS_HID_59109 = 0x59109,\n+\tBNXT_ULP_CLASS_HID_58037 = 0x58037,\n+\tBNXT_ULP_CLASS_HID_4143d = 0x4143d,\n+\tBNXT_ULP_CLASS_HID_4079b = 0x4079b,\n+\tBNXT_ULP_CLASS_HID_507af = 0x507af,\n+\tBNXT_ULP_CLASS_HID_5172b = 0x5172b,\n+\tBNXT_ULP_CLASS_HID_49c05 = 0x49c05,\n+\tBNXT_ULP_CLASS_HID_48fa3 = 0x48fa3,\n+\tBNXT_ULP_CLASS_HID_58f37 = 0x58f37,\n+\tBNXT_ULP_CLASS_HID_59f33 = 0x59f33,\n+\tBNXT_ULP_CLASS_HID_4030b = 0x4030b,\n+\tBNXT_ULP_CLASS_HID_41317 = 0x41317,\n+\tBNXT_ULP_CLASS_HID_5131b = 0x5131b,\n+\tBNXT_ULP_CLASS_HID_50201 = 0x50201,\n+\tBNXT_ULP_CLASS_HID_48b13 = 0x48b13,\n+\tBNXT_ULP_CLASS_HID_49b1f = 0x49b1f,\n+\tBNXT_ULP_CLASS_HID_59b23 = 0x59b23,\n+\tBNXT_ULP_CLASS_HID_58a09 = 0x58a09,\n+\tBNXT_ULP_CLASS_HID_419bf = 0x419bf,\n+\tBNXT_ULP_CLASS_HID_40925 = 0x40925,\n+\tBNXT_ULP_CLASS_HID_508e9 = 0x508e9,\n+\tBNXT_ULP_CLASS_HID_518b5 = 0x518b5,\n+\tBNXT_ULP_CLASS_HID_48121 = 0x48121,\n+\tBNXT_ULP_CLASS_HID_490ed = 0x490ed,\n+\tBNXT_ULP_CLASS_HID_590b1 = 0x590b1,\n+\tBNXT_ULP_CLASS_HID_583ff = 0x583ff,\n+\tBNXT_ULP_CLASS_HID_41475 = 0x41475,\n+\tBNXT_ULP_CLASS_HID_40473 = 0x40473,\n+\tBNXT_ULP_CLASS_HID_50427 = 0x50427,\n+\tBNXT_ULP_CLASS_HID_51763 = 0x51763,\n+\tBNXT_ULP_CLASS_HID_49c3d = 0x49c3d,\n+\tBNXT_ULP_CLASS_HID_48c3b = 0x48c3b,\n+\tBNXT_ULP_CLASS_HID_58f6f = 0x58f6f,\n+\tBNXT_ULP_CLASS_HID_59f2b = 0x59f2b,\n+\tBNXT_ULP_CLASS_HID_40333 = 0x40333,\n+\tBNXT_ULP_CLASS_HID_412bf = 0x412bf,\n+\tBNXT_ULP_CLASS_HID_512a3 = 0x512a3,\n+\tBNXT_ULP_CLASS_HID_50229 = 0x50229,\n+\tBNXT_ULP_CLASS_HID_48abb = 0x48abb,\n+\tBNXT_ULP_CLASS_HID_49aa7 = 0x49aa7,\n+\tBNXT_ULP_CLASS_HID_59a2b = 0x59a2b,\n+\tBNXT_ULP_CLASS_HID_595b1 = 0x595b1,\n+\tBNXT_ULP_CLASS_HID_41e2f = 0x41e2f,\n+\tBNXT_ULP_CLASS_HID_40e35 = 0x40e35,\n+\tBNXT_ULP_CLASS_HID_50939 = 0x50939,\n+\tBNXT_ULP_CLASS_HID_51925 = 0x51925,\n+\tBNXT_ULP_CLASS_HID_48631 = 0x48631,\n+\tBNXT_ULP_CLASS_HID_4913d = 0x4913d,\n+\tBNXT_ULP_CLASS_HID_59121 = 0x59121,\n+\tBNXT_ULP_CLASS_HID_5812f = 0x5812f,\n+\tBNXT_ULP_CLASS_HID_41429 = 0x41429,\n+\tBNXT_ULP_CLASS_HID_40747 = 0x40747,\n+\tBNXT_ULP_CLASS_HID_5070b = 0x5070b,\n+\tBNXT_ULP_CLASS_HID_51727 = 0x51727,\n+\tBNXT_ULP_CLASS_HID_49fe1 = 0x49fe1,\n+\tBNXT_ULP_CLASS_HID_48f0f = 0x48f0f,\n+\tBNXT_ULP_CLASS_HID_58f23 = 0x58f23,\n+\tBNXT_ULP_CLASS_HID_59eef = 0x59eef,\n+\tBNXT_ULP_CLASS_HID_40347 = 0x40347,\n+\tBNXT_ULP_CLASS_HID_41303 = 0x41303,\n+\tBNXT_ULP_CLASS_HID_51247 = 0x51247,\n+\tBNXT_ULP_CLASS_HID_5026d = 0x5026d,\n+\tBNXT_ULP_CLASS_HID_48b0f = 0x48b0f,\n+\tBNXT_ULP_CLASS_HID_49a4b = 0x49a4b,\n+\tBNXT_ULP_CLASS_HID_59a0f = 0x59a0f,\n+\tBNXT_ULP_CLASS_HID_58a05 = 0x58a05,\n+\tBNXT_ULP_CLASS_HID_41983 = 0x41983,\n+\tBNXT_ULP_CLASS_HID_40929 = 0x40929,\n+\tBNXT_ULP_CLASS_HID_5092d = 0x5092d,\n+\tBNXT_ULP_CLASS_HID_518a9 = 0x518a9,\n+\tBNXT_ULP_CLASS_HID_48125 = 0x48125,\n+\tBNXT_ULP_CLASS_HID_49121 = 0x49121,\n+\tBNXT_ULP_CLASS_HID_59085 = 0x59085,\n+\tBNXT_ULP_CLASS_HID_58023 = 0x58023,\n+\tBNXT_ULP_CLASS_HID_41509 = 0x41509,\n+\tBNXT_ULP_CLASS_HID_40407 = 0x40407,\n+\tBNXT_ULP_CLASS_HID_5040b = 0x5040b,\n+\tBNXT_ULP_CLASS_HID_51407 = 0x51407,\n+\tBNXT_ULP_CLASS_HID_49d21 = 0x49d21,\n+\tBNXT_ULP_CLASS_HID_48c0f = 0x48c0f,\n+\tBNXT_ULP_CLASS_HID_58c03 = 0x58c03,\n+\tBNXT_ULP_CLASS_HID_59f0f = 0x59f0f,\n+\tBNXT_ULP_CLASS_HID_402ef = 0x402ef,\n+\tBNXT_ULP_CLASS_HID_412ab = 0x412ab,\n+\tBNXT_ULP_CLASS_HID_5126f = 0x5126f,\n+\tBNXT_ULP_CLASS_HID_50de5 = 0x50de5,\n+\tBNXT_ULP_CLASS_HID_48aa7 = 0x48aa7,\n+\tBNXT_ULP_CLASS_HID_485ed = 0x485ed,\n+\tBNXT_ULP_CLASS_HID_585e1 = 0x585e1,\n+\tBNXT_ULP_CLASS_HID_595ad = 0x595ad,\n+\tBNXT_ULP_CLASS_HID_41e6b = 0x41e6b,\n+\tBNXT_ULP_CLASS_HID_40961 = 0x40961,\n+\tBNXT_ULP_CLASS_HID_50925 = 0x50925,\n+\tBNXT_ULP_CLASS_HID_51961 = 0x51961,\n+\tBNXT_ULP_CLASS_HID_4816d = 0x4816d,\n+\tBNXT_ULP_CLASS_HID_49129 = 0x49129,\n+\tBNXT_ULP_CLASS_HID_5916d = 0x5916d,\n+\tBNXT_ULP_CLASS_HID_5806b = 0x5806b,\n+\tBNXT_ULP_CLASS_HID_414a1 = 0x414a1,\n+\tBNXT_ULP_CLASS_HID_4042f = 0x4042f,\n+\tBNXT_ULP_CLASS_HID_507a3 = 0x507a3,\n+\tBNXT_ULP_CLASS_HID_517af = 0x517af,\n+\tBNXT_ULP_CLASS_HID_49c29 = 0x49c29,\n+\tBNXT_ULP_CLASS_HID_48fa7 = 0x48fa7,\n+\tBNXT_ULP_CLASS_HID_58fab = 0x58fab,\n+\tBNXT_ULP_CLASS_HID_59f27 = 0x59f27,\n+\tBNXT_ULP_CLASS_HID_4032f = 0x4032f,\n+\tBNXT_ULP_CLASS_HID_4132b = 0x4132b,\n+\tBNXT_ULP_CLASS_HID_5132f = 0x5132f,\n+\tBNXT_ULP_CLASS_HID_50225 = 0x50225,\n+\tBNXT_ULP_CLASS_HID_48b27 = 0x48b27,\n+\tBNXT_ULP_CLASS_HID_49b23 = 0x49b23,\n+\tBNXT_ULP_CLASS_HID_59b27 = 0x59b27,\n+\tBNXT_ULP_CLASS_HID_58a2d = 0x58a2d,\n+\tBNXT_ULP_CLASS_HID_10437 = 0x10437,\n+\tBNXT_ULP_CLASS_HID_11017 = 0x11017,\n+\tBNXT_ULP_CLASS_HID_1402b = 0x1402b,\n+\tBNXT_ULP_CLASS_HID_15c0b = 0x15c0b,\n+\tBNXT_ULP_CLASS_HID_12639 = 0x12639,\n+\tBNXT_ULP_CLASS_HID_13219 = 0x13219,\n+\tBNXT_ULP_CLASS_HID_16ddd = 0x16ddd,\n+\tBNXT_ULP_CLASS_HID_17e3d = 0x17e3d,\n+\tBNXT_ULP_CLASS_HID_11333 = 0x11333,\n+\tBNXT_ULP_CLASS_HID_10ef5 = 0x10ef5,\n+\tBNXT_ULP_CLASS_HID_15f37 = 0x15f37,\n+\tBNXT_ULP_CLASS_HID_14ae9 = 0x14ae9,\n+\tBNXT_ULP_CLASS_HID_13d25 = 0x13d25,\n+\tBNXT_ULP_CLASS_HID_128e7 = 0x128e7,\n+\tBNXT_ULP_CLASS_HID_17939 = 0x17939,\n+\tBNXT_ULP_CLASS_HID_174fb = 0x174fb,\n+\tBNXT_ULP_CLASS_HID_10985 = 0x10985,\n+\tBNXT_ULP_CLASS_HID_10547 = 0x10547,\n+\tBNXT_ULP_CLASS_HID_155a9 = 0x155a9,\n+\tBNXT_ULP_CLASS_HID_1416b = 0x1416b,\n+\tBNXT_ULP_CLASS_HID_12ba7 = 0x12ba7,\n+\tBNXT_ULP_CLASS_HID_12749 = 0x12749,\n+\tBNXT_ULP_CLASS_HID_177ab = 0x177ab,\n+\tBNXT_ULP_CLASS_HID_1636d = 0x1636d,\n+\tBNXT_ULP_CLASS_HID_10463 = 0x10463,\n+\tBNXT_ULP_CLASS_HID_110a3 = 0x110a3,\n+\tBNXT_ULP_CLASS_HID_14067 = 0x14067,\n+\tBNXT_ULP_CLASS_HID_15c67 = 0x15c67,\n+\tBNXT_ULP_CLASS_HID_12665 = 0x12665,\n+\tBNXT_ULP_CLASS_HID_13265 = 0x13265,\n+\tBNXT_ULP_CLASS_HID_16269 = 0x16269,\n+\tBNXT_ULP_CLASS_HID_17e69 = 0x17e69,\n+\tBNXT_ULP_CLASS_HID_1133d = 0x1133d,\n+\tBNXT_ULP_CLASS_HID_10eff = 0x10eff,\n+\tBNXT_ULP_CLASS_HID_15ed9 = 0x15ed9,\n+\tBNXT_ULP_CLASS_HID_14a9b = 0x14a9b,\n+\tBNXT_ULP_CLASS_HID_13d2f = 0x13d2f,\n+\tBNXT_ULP_CLASS_HID_128e9 = 0x128e9,\n+\tBNXT_ULP_CLASS_HID_178cb = 0x178cb,\n+\tBNXT_ULP_CLASS_HID_1748d = 0x1748d,\n+\tBNXT_ULP_CLASS_HID_109fb = 0x109fb,\n+\tBNXT_ULP_CLASS_HID_105bd = 0x105bd,\n+\tBNXT_ULP_CLASS_HID_155bf = 0x155bf,\n+\tBNXT_ULP_CLASS_HID_14179 = 0x14179,\n+\tBNXT_ULP_CLASS_HID_12bed = 0x12bed,\n+\tBNXT_ULP_CLASS_HID_127af = 0x127af,\n+\tBNXT_ULP_CLASS_HID_177a9 = 0x177a9,\n+\tBNXT_ULP_CLASS_HID_1636b = 0x1636b,\n+\tBNXT_ULP_CLASS_HID_1046d = 0x1046d,\n+\tBNXT_ULP_CLASS_HID_1104d = 0x1104d,\n+\tBNXT_ULP_CLASS_HID_14009 = 0x14009,\n+\tBNXT_ULP_CLASS_HID_15c69 = 0x15c69,\n+\tBNXT_ULP_CLASS_HID_1260f = 0x1260f,\n+\tBNXT_ULP_CLASS_HID_1326f = 0x1326f,\n+\tBNXT_ULP_CLASS_HID_1622b = 0x1622b,\n+\tBNXT_ULP_CLASS_HID_17e0b = 0x17e0b,\n+\tBNXT_ULP_CLASS_HID_11369 = 0x11369,\n+\tBNXT_ULP_CLASS_HID_10f2b = 0x10f2b,\n+\tBNXT_ULP_CLASS_HID_15f6d = 0x15f6d,\n+\tBNXT_ULP_CLASS_HID_14b2f = 0x14b2f,\n+\tBNXT_ULP_CLASS_HID_13d6b = 0x13d6b,\n+\tBNXT_ULP_CLASS_HID_1292d = 0x1292d,\n+\tBNXT_ULP_CLASS_HID_1792f = 0x1792f,\n+\tBNXT_ULP_CLASS_HID_174e9 = 0x174e9,\n+\tBNXT_ULP_CLASS_HID_119e1 = 0x119e1,\n+\tBNXT_ULP_CLASS_HID_115a3 = 0x115a3,\n+\tBNXT_ULP_CLASS_HID_14563 = 0x14563,\n+\tBNXT_ULP_CLASS_HID_15143 = 0x15143,\n+\tBNXT_ULP_CLASS_HID_13b93 = 0x13b93,\n+\tBNXT_ULP_CLASS_HID_13751 = 0x13751,\n+\tBNXT_ULP_CLASS_HID_16769 = 0x16769,\n+\tBNXT_ULP_CLASS_HID_17349 = 0x17349,\n+\tBNXT_ULP_CLASS_HID_114ab = 0x114ab,\n+\tBNXT_ULP_CLASS_HID_10061 = 0x10061,\n+\tBNXT_ULP_CLASS_HID_15063 = 0x15063,\n+\tBNXT_ULP_CLASS_HID_14c21 = 0x14c21,\n+\tBNXT_ULP_CLASS_HID_13671 = 0x13671,\n+\tBNXT_ULP_CLASS_HID_12233 = 0x12233,\n+\tBNXT_ULP_CLASS_HID_17271 = 0x17271,\n+\tBNXT_ULP_CLASS_HID_16e33 = 0x16e33,\n+\tBNXT_ULP_CLASS_HID_102c1 = 0x102c1,\n+\tBNXT_ULP_CLASS_HID_11f21 = 0x11f21,\n+\tBNXT_ULP_CLASS_HID_14ee1 = 0x14ee1,\n+\tBNXT_ULP_CLASS_HID_15ac1 = 0x15ac1,\n+\tBNXT_ULP_CLASS_HID_12cc3 = 0x12cc3,\n+\tBNXT_ULP_CLASS_HID_13923 = 0x13923,\n+\tBNXT_ULP_CLASS_HID_168e3 = 0x168e3,\n+\tBNXT_ULP_CLASS_HID_164a9 = 0x164a9,\n+\tBNXT_ULP_CLASS_HID_11e29 = 0x11e29,\n+\tBNXT_ULP_CLASS_HID_115eb = 0x115eb,\n+\tBNXT_ULP_CLASS_HID_145a3 = 0x145a3,\n+\tBNXT_ULP_CLASS_HID_151a3 = 0x151a3,\n+\tBNXT_ULP_CLASS_HID_1382b = 0x1382b,\n+\tBNXT_ULP_CLASS_HID_137e1 = 0x137e1,\n+\tBNXT_ULP_CLASS_HID_167a1 = 0x167a1,\n+\tBNXT_ULP_CLASS_HID_173a1 = 0x173a1,\n+\tBNXT_ULP_CLASS_HID_11449 = 0x11449,\n+\tBNXT_ULP_CLASS_HID_1000b = 0x1000b,\n+\tBNXT_ULP_CLASS_HID_15069 = 0x15069,\n+\tBNXT_ULP_CLASS_HID_14c2b = 0x14c2b,\n+\tBNXT_ULP_CLASS_HID_1367b = 0x1367b,\n+\tBNXT_ULP_CLASS_HID_12239 = 0x12239,\n+\tBNXT_ULP_CLASS_HID_1721b = 0x1721b,\n+\tBNXT_ULP_CLASS_HID_169d9 = 0x169d9,\n+\tBNXT_ULP_CLASS_HID_1033b = 0x1033b,\n+\tBNXT_ULP_CLASS_HID_11f3b = 0x11f3b,\n+\tBNXT_ULP_CLASS_HID_14f2b = 0x14f2b,\n+\tBNXT_ULP_CLASS_HID_15b2b = 0x15b2b,\n+\tBNXT_ULP_CLASS_HID_12d39 = 0x12d39,\n+\tBNXT_ULP_CLASS_HID_13939 = 0x13939,\n+\tBNXT_ULP_CLASS_HID_168f9 = 0x168f9,\n+\tBNXT_ULP_CLASS_HID_164bb = 0x164bb,\n+\tBNXT_ULP_CLASS_HID_119cb = 0x119cb,\n+\tBNXT_ULP_CLASS_HID_11589 = 0x11589,\n+\tBNXT_ULP_CLASS_HID_14549 = 0x14549,\n+\tBNXT_ULP_CLASS_HID_151a9 = 0x151a9,\n+\tBNXT_ULP_CLASS_HID_13bc9 = 0x13bc9,\n+\tBNXT_ULP_CLASS_HID_1378b = 0x1378b,\n+\tBNXT_ULP_CLASS_HID_1674b = 0x1674b,\n+\tBNXT_ULP_CLASS_HID_173ab = 0x173ab,\n+\tBNXT_ULP_CLASS_HID_114a9 = 0x114a9,\n+\tBNXT_ULP_CLASS_HID_1006b = 0x1006b,\n+\tBNXT_ULP_CLASS_HID_150a9 = 0x150a9,\n+\tBNXT_ULP_CLASS_HID_14c6b = 0x14c6b,\n+\tBNXT_ULP_CLASS_HID_136ab = 0x136ab,\n+\tBNXT_ULP_CLASS_HID_12269 = 0x12269,\n+\tBNXT_ULP_CLASS_HID_172ab = 0x172ab,\n+\tBNXT_ULP_CLASS_HID_16e69 = 0x16e69,\n+\tBNXT_ULP_CLASS_HID_402d2 = 0x402d2,\n+\tBNXT_ULP_CLASS_HID_412ee = 0x412ee,\n+\tBNXT_ULP_CLASS_HID_512a2 = 0x512a2,\n+\tBNXT_ULP_CLASS_HID_50dd8 = 0x50dd8,\n+\tBNXT_ULP_CLASS_HID_48aea = 0x48aea,\n+\tBNXT_ULP_CLASS_HID_48500 = 0x48500,\n+\tBNXT_ULP_CLASS_HID_585d4 = 0x585d4,\n+\tBNXT_ULP_CLASS_HID_59590 = 0x59590,\n+\tBNXT_ULP_CLASS_HID_41936 = 0x41936,\n+\tBNXT_ULP_CLASS_HID_409ac = 0x409ac,\n+\tBNXT_ULP_CLASS_HID_50860 = 0x50860,\n+\tBNXT_ULP_CLASS_HID_5183c = 0x5183c,\n+\tBNXT_ULP_CLASS_HID_481a8 = 0x481a8,\n+\tBNXT_ULP_CLASS_HID_49064 = 0x49064,\n+\tBNXT_ULP_CLASS_HID_59038 = 0x59038,\n+\tBNXT_ULP_CLASS_HID_58376 = 0x58376,\n+\tBNXT_ULP_CLASS_HID_414a0 = 0x414a0,\n+\tBNXT_ULP_CLASS_HID_407ce = 0x407ce,\n+\tBNXT_ULP_CLASS_HID_50782 = 0x50782,\n+\tBNXT_ULP_CLASS_HID_517ae = 0x517ae,\n+\tBNXT_ULP_CLASS_HID_49f68 = 0x49f68,\n+\tBNXT_ULP_CLASS_HID_48f86 = 0x48f86,\n+\tBNXT_ULP_CLASS_HID_58faa = 0x58faa,\n+\tBNXT_ULP_CLASS_HID_59e66 = 0x59e66,\n+\tBNXT_ULP_CLASS_HID_40266 = 0x40266,\n+\tBNXT_ULP_CLASS_HID_41222 = 0x41222,\n+\tBNXT_ULP_CLASS_HID_512e6 = 0x512e6,\n+\tBNXT_ULP_CLASS_HID_50d6c = 0x50d6c,\n+\tBNXT_ULP_CLASS_HID_48a2e = 0x48a2e,\n+\tBNXT_ULP_CLASS_HID_48564 = 0x48564,\n+\tBNXT_ULP_CLASS_HID_58568 = 0x58568,\n+\tBNXT_ULP_CLASS_HID_59524 = 0x59524,\n+\tBNXT_ULP_CLASS_HID_419d8 = 0x419d8,\n+\tBNXT_ULP_CLASS_HID_4087e = 0x4087e,\n+\tBNXT_ULP_CLASS_HID_5080a = 0x5080a,\n+\tBNXT_ULP_CLASS_HID_518ce = 0x518ce,\n+\tBNXT_ULP_CLASS_HID_4807a = 0x4807a,\n+\tBNXT_ULP_CLASS_HID_4900e = 0x4900e,\n+\tBNXT_ULP_CLASS_HID_590ca = 0x590ca,\n+\tBNXT_ULP_CLASS_HID_58378 = 0x58378,\n+\tBNXT_ULP_CLASS_HID_414be = 0x414be,\n+\tBNXT_ULP_CLASS_HID_4073c = 0x4073c,\n+\tBNXT_ULP_CLASS_HID_507e8 = 0x507e8,\n+\tBNXT_ULP_CLASS_HID_517ac = 0x517ac,\n+\tBNXT_ULP_CLASS_HID_49f7e = 0x49f7e,\n+\tBNXT_ULP_CLASS_HID_48fec = 0x48fec,\n+\tBNXT_ULP_CLASS_HID_58fa8 = 0x58fa8,\n+\tBNXT_ULP_CLASS_HID_59e7c = 0x59e7c,\n+\tBNXT_ULP_CLASS_HID_40208 = 0x40208,\n+\tBNXT_ULP_CLASS_HID_412cc = 0x412cc,\n+\tBNXT_ULP_CLASS_HID_51288 = 0x51288,\n+\tBNXT_ULP_CLASS_HID_50d2e = 0x50d2e,\n+\tBNXT_ULP_CLASS_HID_48ac8 = 0x48ac8,\n+\tBNXT_ULP_CLASS_HID_4856e = 0x4856e,\n+\tBNXT_ULP_CLASS_HID_5852a = 0x5852a,\n+\tBNXT_ULP_CLASS_HID_595ce = 0x595ce,\n+\tBNXT_ULP_CLASS_HID_4196c = 0x4196c,\n+\tBNXT_ULP_CLASS_HID_409aa = 0x409aa,\n+\tBNXT_ULP_CLASS_HID_5086e = 0x5086e,\n+\tBNXT_ULP_CLASS_HID_5182a = 0x5182a,\n+\tBNXT_ULP_CLASS_HID_481ae = 0x481ae,\n+\tBNXT_ULP_CLASS_HID_4906a = 0x4906a,\n+\tBNXT_ULP_CLASS_HID_5902e = 0x5902e,\n+\tBNXT_ULP_CLASS_HID_580ac = 0x580ac,\n+\tBNXT_ULP_CLASS_HID_40766 = 0x40766,\n+\tBNXT_ULP_CLASS_HID_41726 = 0x41726,\n+\tBNXT_ULP_CLASS_HID_517f6 = 0x517f6,\n+\tBNXT_ULP_CLASS_HID_5066c = 0x5066c,\n+\tBNXT_ULP_CLASS_HID_48f3e = 0x48f3e,\n+\tBNXT_ULP_CLASS_HID_49ffe = 0x49ffe,\n+\tBNXT_ULP_CLASS_HID_59f8e = 0x59f8e,\n+\tBNXT_ULP_CLASS_HID_58e24 = 0x58e24,\n+\tBNXT_ULP_CLASS_HID_4126e = 0x4126e,\n+\tBNXT_ULP_CLASS_HID_402e4 = 0x402e4,\n+\tBNXT_ULP_CLASS_HID_502b4 = 0x502b4,\n+\tBNXT_ULP_CLASS_HID_51d74 = 0x51d74,\n+\tBNXT_ULP_CLASS_HID_49a26 = 0x49a26,\n+\tBNXT_ULP_CLASS_HID_48abc = 0x48abc,\n+\tBNXT_ULP_CLASS_HID_5956c = 0x5956c,\n+\tBNXT_ULP_CLASS_HID_585ee = 0x585ee,\n+\tBNXT_ULP_CLASS_HID_409e4 = 0x409e4,\n+\tBNXT_ULP_CLASS_HID_419a4 = 0x419a4,\n+\tBNXT_ULP_CLASS_HID_51844 = 0x51844,\n+\tBNXT_ULP_CLASS_HID_508e6 = 0x508e6,\n+\tBNXT_ULP_CLASS_HID_4918c = 0x4918c,\n+\tBNXT_ULP_CLASS_HID_4802e = 0x4802e,\n+\tBNXT_ULP_CLASS_HID_580ee = 0x580ee,\n+\tBNXT_ULP_CLASS_HID_590ae = 0x590ae,\n+\tBNXT_ULP_CLASS_HID_404ae = 0x404ae,\n+\tBNXT_ULP_CLASS_HID_41766 = 0x41766,\n+\tBNXT_ULP_CLASS_HID_5172e = 0x5172e,\n+\tBNXT_ULP_CLASS_HID_507a4 = 0x507a4,\n+\tBNXT_ULP_CLASS_HID_48f66 = 0x48f66,\n+\tBNXT_ULP_CLASS_HID_49f2e = 0x49f2e,\n+\tBNXT_ULP_CLASS_HID_59fe6 = 0x59fe6,\n+\tBNXT_ULP_CLASS_HID_58e6c = 0x58e6c,\n+\tBNXT_ULP_CLASS_HID_4126c = 0x4126c,\n+\tBNXT_ULP_CLASS_HID_4028e = 0x4028e,\n+\tBNXT_ULP_CLASS_HID_50d5e = 0x50d5e,\n+\tBNXT_ULP_CLASS_HID_51d1e = 0x51d1e,\n+\tBNXT_ULP_CLASS_HID_49a2c = 0x49a2c,\n+\tBNXT_ULP_CLASS_HID_4954e = 0x4954e,\n+\tBNXT_ULP_CLASS_HID_5951e = 0x5951e,\n+\tBNXT_ULP_CLASS_HID_5858c = 0x5858c,\n+\tBNXT_ULP_CLASS_HID_409fe = 0x409fe,\n+\tBNXT_ULP_CLASS_HID_419ee = 0x419ee,\n+\tBNXT_ULP_CLASS_HID_519ae = 0x519ae,\n+\tBNXT_ULP_CLASS_HID_508fc = 0x508fc,\n+\tBNXT_ULP_CLASS_HID_491ee = 0x491ee,\n+\tBNXT_ULP_CLASS_HID_4802c = 0x4802c,\n+\tBNXT_ULP_CLASS_HID_580fc = 0x580fc,\n+\tBNXT_ULP_CLASS_HID_590bc = 0x590bc,\n+\tBNXT_ULP_CLASS_HID_4074c = 0x4074c,\n+\tBNXT_ULP_CLASS_HID_4170c = 0x4170c,\n+\tBNXT_ULP_CLASS_HID_5172c = 0x5172c,\n+\tBNXT_ULP_CLASS_HID_5064e = 0x5064e,\n+\tBNXT_ULP_CLASS_HID_48f0c = 0x48f0c,\n+\tBNXT_ULP_CLASS_HID_49fcc = 0x49fcc,\n+\tBNXT_ULP_CLASS_HID_59fec = 0x59fec,\n+\tBNXT_ULP_CLASS_HID_58e0e = 0x58e0e,\n+\tBNXT_ULP_CLASS_HID_413ac = 0x413ac,\n+\tBNXT_ULP_CLASS_HID_402ee = 0x402ee,\n+\tBNXT_ULP_CLASS_HID_502ae = 0x502ae,\n+\tBNXT_ULP_CLASS_HID_512ae = 0x512ae,\n+\tBNXT_ULP_CLASS_HID_49a6c = 0x49a6c,\n+\tBNXT_ULP_CLASS_HID_48aae = 0x48aae,\n+\tBNXT_ULP_CLASS_HID_58aae = 0x58aae,\n+\tBNXT_ULP_CLASS_HID_585ec = 0x585ec,\n+\tBNXT_ULP_CLASS_HID_104ae = 0x104ae,\n+\tBNXT_ULP_CLASS_HID_1108e = 0x1108e,\n+\tBNXT_ULP_CLASS_HID_140b2 = 0x140b2,\n+\tBNXT_ULP_CLASS_HID_15c92 = 0x15c92,\n+\tBNXT_ULP_CLASS_HID_126a0 = 0x126a0,\n+\tBNXT_ULP_CLASS_HID_13280 = 0x13280,\n+\tBNXT_ULP_CLASS_HID_16d44 = 0x16d44,\n+\tBNXT_ULP_CLASS_HID_17ea4 = 0x17ea4,\n+\tBNXT_ULP_CLASS_HID_113a4 = 0x113a4,\n+\tBNXT_ULP_CLASS_HID_10e66 = 0x10e66,\n+\tBNXT_ULP_CLASS_HID_15e40 = 0x15e40,\n+\tBNXT_ULP_CLASS_HID_14a02 = 0x14a02,\n+\tBNXT_ULP_CLASS_HID_13db6 = 0x13db6,\n+\tBNXT_ULP_CLASS_HID_12870 = 0x12870,\n+\tBNXT_ULP_CLASS_HID_17852 = 0x17852,\n+\tBNXT_ULP_CLASS_HID_17414 = 0x17414,\n+\tBNXT_ULP_CLASS_HID_11978 = 0x11978,\n+\tBNXT_ULP_CLASS_HID_1153a = 0x1153a,\n+\tBNXT_ULP_CLASS_HID_145fa = 0x145fa,\n+\tBNXT_ULP_CLASS_HID_151da = 0x151da,\n+\tBNXT_ULP_CLASS_HID_13b0a = 0x13b0a,\n+\tBNXT_ULP_CLASS_HID_137c8 = 0x137c8,\n+\tBNXT_ULP_CLASS_HID_167f0 = 0x167f0,\n+\tBNXT_ULP_CLASS_HID_173d0 = 0x173d0,\n+\tBNXT_ULP_CLASS_HID_114d0 = 0x114d0,\n+\tBNXT_ULP_CLASS_HID_10092 = 0x10092,\n+\tBNXT_ULP_CLASS_HID_150f0 = 0x150f0,\n+\tBNXT_ULP_CLASS_HID_14cb2 = 0x14cb2,\n+\tBNXT_ULP_CLASS_HID_136e2 = 0x136e2,\n+\tBNXT_ULP_CLASS_HID_122a0 = 0x122a0,\n+\tBNXT_ULP_CLASS_HID_17282 = 0x17282,\n+\tBNXT_ULP_CLASS_HID_16940 = 0x16940,\n+\tBNXT_ULP_CLASS_HID_11b90 = 0x11b90,\n+\tBNXT_ULP_CLASS_HID_11654 = 0x11654,\n+\tBNXT_ULP_CLASS_HID_14618 = 0x14618,\n+\tBNXT_ULP_CLASS_HID_15278 = 0x15278,\n+\tBNXT_ULP_CLASS_HID_12404 = 0x12404,\n+\tBNXT_ULP_CLASS_HID_13064 = 0x13064,\n+\tBNXT_ULP_CLASS_HID_16028 = 0x16028,\n+\tBNXT_ULP_CLASS_HID_17c08 = 0x17c08,\n+\tBNXT_ULP_CLASS_HID_11100 = 0x11100,\n+\tBNXT_ULP_CLASS_HID_10dc4 = 0x10dc4,\n+\tBNXT_ULP_CLASS_HID_15d24 = 0x15d24,\n+\tBNXT_ULP_CLASS_HID_149d0 = 0x149d0,\n+\tBNXT_ULP_CLASS_HID_13314 = 0x13314,\n+\tBNXT_ULP_CLASS_HID_12fd4 = 0x12fd4,\n+\tBNXT_ULP_CLASS_HID_17f20 = 0x17f20,\n+\tBNXT_ULP_CLASS_HID_16be0 = 0x16be0,\n+\tBNXT_ULP_CLASS_HID_11cd8 = 0x11cd8,\n+\tBNXT_ULP_CLASS_HID_10880 = 0x10880,\n+\tBNXT_ULP_CLASS_HID_158e0 = 0x158e0,\n+\tBNXT_ULP_CLASS_HID_154a0 = 0x154a0,\n+\tBNXT_ULP_CLASS_HID_13ed0 = 0x13ed0,\n+\tBNXT_ULP_CLASS_HID_12a90 = 0x12a90,\n+\tBNXT_ULP_CLASS_HID_16550 = 0x16550,\n+\tBNXT_ULP_CLASS_HID_176b0 = 0x176b0,\n+\tBNXT_ULP_CLASS_HID_10bb0 = 0x10bb0,\n+\tBNXT_ULP_CLASS_HID_10670 = 0x10670,\n+\tBNXT_ULP_CLASS_HID_15650 = 0x15650,\n+\tBNXT_ULP_CLASS_HID_14210 = 0x14210,\n+\tBNXT_ULP_CLASS_HID_13440 = 0x13440,\n+\tBNXT_ULP_CLASS_HID_12000 = 0x12000,\n+\tBNXT_ULP_CLASS_HID_17060 = 0x17060,\n+\tBNXT_ULP_CLASS_HID_16c20 = 0x16c20,\n+\tBNXT_ULP_CLASS_HID_11511 = 0x11511,\n+\tBNXT_ULP_CLASS_HID_101d3 = 0x101d3,\n+\tBNXT_ULP_CLASS_HID_15135 = 0x15135,\n+\tBNXT_ULP_CLASS_HID_14df7 = 0x14df7,\n+\tBNXT_ULP_CLASS_HID_13723 = 0x13723,\n+\tBNXT_ULP_CLASS_HID_123e5 = 0x123e5,\n+\tBNXT_ULP_CLASS_HID_173c7 = 0x173c7,\n+\tBNXT_ULP_CLASS_HID_16f89 = 0x16f89,\n+\tBNXT_ULP_CLASS_HID_10081 = 0x10081,\n+\tBNXT_ULP_CLASS_HID_11ce1 = 0x11ce1,\n+\tBNXT_ULP_CLASS_HID_14ca5 = 0x14ca5,\n+\tBNXT_ULP_CLASS_HID_15885 = 0x15885,\n+\tBNXT_ULP_CLASS_HID_12293 = 0x12293,\n+\tBNXT_ULP_CLASS_HID_13ef3 = 0x13ef3,\n+\tBNXT_ULP_CLASS_HID_16eb7 = 0x16eb7,\n+\tBNXT_ULP_CLASS_HID_16561 = 0x16561,\n+\tBNXT_ULP_CLASS_HID_10e59 = 0x10e59,\n+\tBNXT_ULP_CLASS_HID_11bb9 = 0x11bb9,\n+\tBNXT_ULP_CLASS_HID_14a61 = 0x14a61,\n+\tBNXT_ULP_CLASS_HID_14623 = 0x14623,\n+\tBNXT_ULP_CLASS_HID_1286b = 0x1286b,\n+\tBNXT_ULP_CLASS_HID_12411 = 0x12411,\n+\tBNXT_ULP_CLASS_HID_17473 = 0x17473,\n+\tBNXT_ULP_CLASS_HID_16031 = 0x16031,\n+\tBNXT_ULP_CLASS_HID_10531 = 0x10531,\n+\tBNXT_ULP_CLASS_HID_11111 = 0x11111,\n+\tBNXT_ULP_CLASS_HID_141d1 = 0x141d1,\n+\tBNXT_ULP_CLASS_HID_15d31 = 0x15d31,\n+\tBNXT_ULP_CLASS_HID_127c3 = 0x127c3,\n+\tBNXT_ULP_CLASS_HID_13323 = 0x13323,\n+\tBNXT_ULP_CLASS_HID_163e3 = 0x163e3,\n+\tBNXT_ULP_CLASS_HID_17fc3 = 0x17fc3,\n+\tBNXT_ULP_CLASS_HID_108f5 = 0x108f5,\n+\tBNXT_ULP_CLASS_HID_104b9 = 0x104b9,\n+\tBNXT_ULP_CLASS_HID_15499 = 0x15499,\n+\tBNXT_ULP_CLASS_HID_1435d = 0x1435d,\n+\tBNXT_ULP_CLASS_HID_12a89 = 0x12a89,\n+\tBNXT_ULP_CLASS_HID_12149 = 0x12149,\n+\tBNXT_ULP_CLASS_HID_176ad = 0x176ad,\n+\tBNXT_ULP_CLASS_HID_16d6d = 0x16d6d,\n+\tBNXT_ULP_CLASS_HID_10665 = 0x10665,\n+\tBNXT_ULP_CLASS_HID_11245 = 0x11245,\n+\tBNXT_ULP_CLASS_HID_14271 = 0x14271,\n+\tBNXT_ULP_CLASS_HID_15e51 = 0x15e51,\n+\tBNXT_ULP_CLASS_HID_12061 = 0x12061,\n+\tBNXT_ULP_CLASS_HID_13c41 = 0x13c41,\n+\tBNXT_ULP_CLASS_HID_16c05 = 0x16c05,\n+\tBNXT_ULP_CLASS_HID_17865 = 0x17865,\n+\tBNXT_ULP_CLASS_HID_10d21 = 0x10d21,\n+\tBNXT_ULP_CLASS_HID_11901 = 0x11901,\n+\tBNXT_ULP_CLASS_HID_149c1 = 0x149c1,\n+\tBNXT_ULP_CLASS_HID_14589 = 0x14589,\n+\tBNXT_ULP_CLASS_HID_12f31 = 0x12f31,\n+\tBNXT_ULP_CLASS_HID_13b11 = 0x13b11,\n+\tBNXT_ULP_CLASS_HID_16bd9 = 0x16bd9,\n+\tBNXT_ULP_CLASS_HID_16799 = 0x16799,\n+\tBNXT_ULP_CLASS_HID_11831 = 0x11831,\n+\tBNXT_ULP_CLASS_HID_114f1 = 0x114f1,\n+\tBNXT_ULP_CLASS_HID_144b1 = 0x144b1,\n+\tBNXT_ULP_CLASS_HID_15091 = 0x15091,\n+\tBNXT_ULP_CLASS_HID_13ac1 = 0x13ac1,\n+\tBNXT_ULP_CLASS_HID_13681 = 0x13681,\n+\tBNXT_ULP_CLASS_HID_166b1 = 0x166b1,\n+\tBNXT_ULP_CLASS_HID_17291 = 0x17291,\n+\tBNXT_ULP_CLASS_HID_4007d = 0x4007d,\n+\tBNXT_ULP_CLASS_HID_41041 = 0x41041,\n+\tBNXT_ULP_CLASS_HID_5100d = 0x5100d,\n+\tBNXT_ULP_CLASS_HID_50f77 = 0x50f77,\n+\tBNXT_ULP_CLASS_HID_48845 = 0x48845,\n+\tBNXT_ULP_CLASS_HID_487af = 0x487af,\n+\tBNXT_ULP_CLASS_HID_5877b = 0x5877b,\n+\tBNXT_ULP_CLASS_HID_5973f = 0x5973f,\n+\tBNXT_ULP_CLASS_HID_41c31 = 0x41c31,\n+\tBNXT_ULP_CLASS_HID_40b1b = 0x40b1b,\n+\tBNXT_ULP_CLASS_HID_50b67 = 0x50b67,\n+\tBNXT_ULP_CLASS_HID_51b2b = 0x51b2b,\n+\tBNXT_ULP_CLASS_HID_4831f = 0x4831f,\n+\tBNXT_ULP_CLASS_HID_49363 = 0x49363,\n+\tBNXT_ULP_CLASS_HID_5932f = 0x5932f,\n+\tBNXT_ULP_CLASS_HID_58211 = 0x58211,\n+\tBNXT_ULP_CLASS_HID_4161b = 0x4161b,\n+\tBNXT_ULP_CLASS_HID_405bd = 0x405bd,\n+\tBNXT_ULP_CLASS_HID_50589 = 0x50589,\n+\tBNXT_ULP_CLASS_HID_5150d = 0x5150d,\n+\tBNXT_ULP_CLASS_HID_49e23 = 0x49e23,\n+\tBNXT_ULP_CLASS_HID_48d85 = 0x48d85,\n+\tBNXT_ULP_CLASS_HID_58d11 = 0x58d11,\n+\tBNXT_ULP_CLASS_HID_59d15 = 0x59d15,\n+\tBNXT_ULP_CLASS_HID_4012d = 0x4012d,\n+\tBNXT_ULP_CLASS_HID_41131 = 0x41131,\n+\tBNXT_ULP_CLASS_HID_5113d = 0x5113d,\n+\tBNXT_ULP_CLASS_HID_50027 = 0x50027,\n+\tBNXT_ULP_CLASS_HID_48935 = 0x48935,\n+\tBNXT_ULP_CLASS_HID_49939 = 0x49939,\n+\tBNXT_ULP_CLASS_HID_59905 = 0x59905,\n+\tBNXT_ULP_CLASS_HID_5882f = 0x5882f,\n+\tBNXT_ULP_CLASS_HID_41b99 = 0x41b99,\n+\tBNXT_ULP_CLASS_HID_40b03 = 0x40b03,\n+\tBNXT_ULP_CLASS_HID_50acf = 0x50acf,\n+\tBNXT_ULP_CLASS_HID_51a93 = 0x51a93,\n+\tBNXT_ULP_CLASS_HID_48307 = 0x48307,\n+\tBNXT_ULP_CLASS_HID_492cb = 0x492cb,\n+\tBNXT_ULP_CLASS_HID_59297 = 0x59297,\n+\tBNXT_ULP_CLASS_HID_581d9 = 0x581d9,\n+\tBNXT_ULP_CLASS_HID_41653 = 0x41653,\n+\tBNXT_ULP_CLASS_HID_40655 = 0x40655,\n+\tBNXT_ULP_CLASS_HID_50601 = 0x50601,\n+\tBNXT_ULP_CLASS_HID_51545 = 0x51545,\n+\tBNXT_ULP_CLASS_HID_49e1b = 0x49e1b,\n+\tBNXT_ULP_CLASS_HID_48e1d = 0x48e1d,\n+\tBNXT_ULP_CLASS_HID_58d49 = 0x58d49,\n+\tBNXT_ULP_CLASS_HID_59d0d = 0x59d0d,\n+\tBNXT_ULP_CLASS_HID_40115 = 0x40115,\n+\tBNXT_ULP_CLASS_HID_41099 = 0x41099,\n+\tBNXT_ULP_CLASS_HID_51085 = 0x51085,\n+\tBNXT_ULP_CLASS_HID_5000f = 0x5000f,\n+\tBNXT_ULP_CLASS_HID_4889d = 0x4889d,\n+\tBNXT_ULP_CLASS_HID_49881 = 0x49881,\n+\tBNXT_ULP_CLASS_HID_5980d = 0x5980d,\n+\tBNXT_ULP_CLASS_HID_59797 = 0x59797,\n+\tBNXT_ULP_CLASS_HID_41c09 = 0x41c09,\n+\tBNXT_ULP_CLASS_HID_40c13 = 0x40c13,\n+\tBNXT_ULP_CLASS_HID_50b1f = 0x50b1f,\n+\tBNXT_ULP_CLASS_HID_51b03 = 0x51b03,\n+\tBNXT_ULP_CLASS_HID_48417 = 0x48417,\n+\tBNXT_ULP_CLASS_HID_4931b = 0x4931b,\n+\tBNXT_ULP_CLASS_HID_59307 = 0x59307,\n+\tBNXT_ULP_CLASS_HID_58309 = 0x58309,\n+\tBNXT_ULP_CLASS_HID_4160f = 0x4160f,\n+\tBNXT_ULP_CLASS_HID_40561 = 0x40561,\n+\tBNXT_ULP_CLASS_HID_5052d = 0x5052d,\n+\tBNXT_ULP_CLASS_HID_51501 = 0x51501,\n+\tBNXT_ULP_CLASS_HID_49dc7 = 0x49dc7,\n+\tBNXT_ULP_CLASS_HID_48d29 = 0x48d29,\n+\tBNXT_ULP_CLASS_HID_58d05 = 0x58d05,\n+\tBNXT_ULP_CLASS_HID_59cc9 = 0x59cc9,\n+\tBNXT_ULP_CLASS_HID_40161 = 0x40161,\n+\tBNXT_ULP_CLASS_HID_41125 = 0x41125,\n+\tBNXT_ULP_CLASS_HID_51061 = 0x51061,\n+\tBNXT_ULP_CLASS_HID_5004b = 0x5004b,\n+\tBNXT_ULP_CLASS_HID_48929 = 0x48929,\n+\tBNXT_ULP_CLASS_HID_4986d = 0x4986d,\n+\tBNXT_ULP_CLASS_HID_59829 = 0x59829,\n+\tBNXT_ULP_CLASS_HID_58823 = 0x58823,\n+\tBNXT_ULP_CLASS_HID_41ba5 = 0x41ba5,\n+\tBNXT_ULP_CLASS_HID_40b0f = 0x40b0f,\n+\tBNXT_ULP_CLASS_HID_50b0b = 0x50b0b,\n+\tBNXT_ULP_CLASS_HID_51a8f = 0x51a8f,\n+\tBNXT_ULP_CLASS_HID_48303 = 0x48303,\n+\tBNXT_ULP_CLASS_HID_49307 = 0x49307,\n+\tBNXT_ULP_CLASS_HID_592a3 = 0x592a3,\n+\tBNXT_ULP_CLASS_HID_58205 = 0x58205,\n+\tBNXT_ULP_CLASS_HID_4172f = 0x4172f,\n+\tBNXT_ULP_CLASS_HID_40621 = 0x40621,\n+\tBNXT_ULP_CLASS_HID_5062d = 0x5062d,\n+\tBNXT_ULP_CLASS_HID_51621 = 0x51621,\n+\tBNXT_ULP_CLASS_HID_49f07 = 0x49f07,\n+\tBNXT_ULP_CLASS_HID_48e29 = 0x48e29,\n+\tBNXT_ULP_CLASS_HID_58e25 = 0x58e25,\n+\tBNXT_ULP_CLASS_HID_59d29 = 0x59d29,\n+\tBNXT_ULP_CLASS_HID_400c9 = 0x400c9,\n+\tBNXT_ULP_CLASS_HID_4108d = 0x4108d,\n+\tBNXT_ULP_CLASS_HID_51049 = 0x51049,\n+\tBNXT_ULP_CLASS_HID_50fc3 = 0x50fc3,\n+\tBNXT_ULP_CLASS_HID_48881 = 0x48881,\n+\tBNXT_ULP_CLASS_HID_487cb = 0x487cb,\n+\tBNXT_ULP_CLASS_HID_587c7 = 0x587c7,\n+\tBNXT_ULP_CLASS_HID_5978b = 0x5978b,\n+\tBNXT_ULP_CLASS_HID_41c4d = 0x41c4d,\n+\tBNXT_ULP_CLASS_HID_40b47 = 0x40b47,\n+\tBNXT_ULP_CLASS_HID_50b03 = 0x50b03,\n+\tBNXT_ULP_CLASS_HID_51b47 = 0x51b47,\n+\tBNXT_ULP_CLASS_HID_4834b = 0x4834b,\n+\tBNXT_ULP_CLASS_HID_4930f = 0x4930f,\n+\tBNXT_ULP_CLASS_HID_5934b = 0x5934b,\n+\tBNXT_ULP_CLASS_HID_5824d = 0x5824d,\n+\tBNXT_ULP_CLASS_HID_41687 = 0x41687,\n+\tBNXT_ULP_CLASS_HID_40609 = 0x40609,\n+\tBNXT_ULP_CLASS_HID_50585 = 0x50585,\n+\tBNXT_ULP_CLASS_HID_51589 = 0x51589,\n+\tBNXT_ULP_CLASS_HID_49e0f = 0x49e0f,\n+\tBNXT_ULP_CLASS_HID_48d81 = 0x48d81,\n+\tBNXT_ULP_CLASS_HID_58d8d = 0x58d8d,\n+\tBNXT_ULP_CLASS_HID_59d01 = 0x59d01,\n+\tBNXT_ULP_CLASS_HID_40109 = 0x40109,\n+\tBNXT_ULP_CLASS_HID_4110d = 0x4110d,\n+\tBNXT_ULP_CLASS_HID_51109 = 0x51109,\n+\tBNXT_ULP_CLASS_HID_50003 = 0x50003,\n+\tBNXT_ULP_CLASS_HID_48901 = 0x48901,\n+\tBNXT_ULP_CLASS_HID_49905 = 0x49905,\n+\tBNXT_ULP_CLASS_HID_59901 = 0x59901,\n+\tBNXT_ULP_CLASS_HID_5880b = 0x5880b,\n+\tBNXT_ULP_CLASS_HID_10619 = 0x10619,\n+\tBNXT_ULP_CLASS_HID_11239 = 0x11239,\n+\tBNXT_ULP_CLASS_HID_14205 = 0x14205,\n+\tBNXT_ULP_CLASS_HID_15e25 = 0x15e25,\n+\tBNXT_ULP_CLASS_HID_12417 = 0x12417,\n+\tBNXT_ULP_CLASS_HID_13037 = 0x13037,\n+\tBNXT_ULP_CLASS_HID_16ff3 = 0x16ff3,\n+\tBNXT_ULP_CLASS_HID_17c13 = 0x17c13,\n+\tBNXT_ULP_CLASS_HID_1111d = 0x1111d,\n+\tBNXT_ULP_CLASS_HID_10cdb = 0x10cdb,\n+\tBNXT_ULP_CLASS_HID_15d19 = 0x15d19,\n+\tBNXT_ULP_CLASS_HID_148c7 = 0x148c7,\n+\tBNXT_ULP_CLASS_HID_13f0b = 0x13f0b,\n+\tBNXT_ULP_CLASS_HID_12ac9 = 0x12ac9,\n+\tBNXT_ULP_CLASS_HID_17b17 = 0x17b17,\n+\tBNXT_ULP_CLASS_HID_176d5 = 0x176d5,\n+\tBNXT_ULP_CLASS_HID_10bab = 0x10bab,\n+\tBNXT_ULP_CLASS_HID_10769 = 0x10769,\n+\tBNXT_ULP_CLASS_HID_15787 = 0x15787,\n+\tBNXT_ULP_CLASS_HID_14345 = 0x14345,\n+\tBNXT_ULP_CLASS_HID_12989 = 0x12989,\n+\tBNXT_ULP_CLASS_HID_12567 = 0x12567,\n+\tBNXT_ULP_CLASS_HID_17585 = 0x17585,\n+\tBNXT_ULP_CLASS_HID_16143 = 0x16143,\n+\tBNXT_ULP_CLASS_HID_1064d = 0x1064d,\n+\tBNXT_ULP_CLASS_HID_1128d = 0x1128d,\n+\tBNXT_ULP_CLASS_HID_14249 = 0x14249,\n+\tBNXT_ULP_CLASS_HID_15e49 = 0x15e49,\n+\tBNXT_ULP_CLASS_HID_1244b = 0x1244b,\n+\tBNXT_ULP_CLASS_HID_1304b = 0x1304b,\n+\tBNXT_ULP_CLASS_HID_16047 = 0x16047,\n+\tBNXT_ULP_CLASS_HID_17c47 = 0x17c47,\n+\tBNXT_ULP_CLASS_HID_11113 = 0x11113,\n+\tBNXT_ULP_CLASS_HID_10cd1 = 0x10cd1,\n+\tBNXT_ULP_CLASS_HID_15cf7 = 0x15cf7,\n+\tBNXT_ULP_CLASS_HID_148b5 = 0x148b5,\n+\tBNXT_ULP_CLASS_HID_13f01 = 0x13f01,\n+\tBNXT_ULP_CLASS_HID_12ac7 = 0x12ac7,\n+\tBNXT_ULP_CLASS_HID_17ae5 = 0x17ae5,\n+\tBNXT_ULP_CLASS_HID_176a3 = 0x176a3,\n+\tBNXT_ULP_CLASS_HID_10bd5 = 0x10bd5,\n+\tBNXT_ULP_CLASS_HID_10793 = 0x10793,\n+\tBNXT_ULP_CLASS_HID_15791 = 0x15791,\n+\tBNXT_ULP_CLASS_HID_14357 = 0x14357,\n+\tBNXT_ULP_CLASS_HID_129c3 = 0x129c3,\n+\tBNXT_ULP_CLASS_HID_12581 = 0x12581,\n+\tBNXT_ULP_CLASS_HID_17587 = 0x17587,\n+\tBNXT_ULP_CLASS_HID_16145 = 0x16145,\n+\tBNXT_ULP_CLASS_HID_10643 = 0x10643,\n+\tBNXT_ULP_CLASS_HID_11263 = 0x11263,\n+\tBNXT_ULP_CLASS_HID_14227 = 0x14227,\n+\tBNXT_ULP_CLASS_HID_15e47 = 0x15e47,\n+\tBNXT_ULP_CLASS_HID_12421 = 0x12421,\n+\tBNXT_ULP_CLASS_HID_13041 = 0x13041,\n+\tBNXT_ULP_CLASS_HID_16005 = 0x16005,\n+\tBNXT_ULP_CLASS_HID_17c25 = 0x17c25,\n+\tBNXT_ULP_CLASS_HID_11147 = 0x11147,\n+\tBNXT_ULP_CLASS_HID_10d05 = 0x10d05,\n+\tBNXT_ULP_CLASS_HID_15d43 = 0x15d43,\n+\tBNXT_ULP_CLASS_HID_14901 = 0x14901,\n+\tBNXT_ULP_CLASS_HID_13f45 = 0x13f45,\n+\tBNXT_ULP_CLASS_HID_12b03 = 0x12b03,\n+\tBNXT_ULP_CLASS_HID_17b01 = 0x17b01,\n+\tBNXT_ULP_CLASS_HID_176c7 = 0x176c7,\n+\tBNXT_ULP_CLASS_HID_11bcf = 0x11bcf,\n+\tBNXT_ULP_CLASS_HID_1178d = 0x1178d,\n+\tBNXT_ULP_CLASS_HID_1474d = 0x1474d,\n+\tBNXT_ULP_CLASS_HID_1536d = 0x1536d,\n+\tBNXT_ULP_CLASS_HID_139bd = 0x139bd,\n+\tBNXT_ULP_CLASS_HID_1357f = 0x1357f,\n+\tBNXT_ULP_CLASS_HID_16547 = 0x16547,\n+\tBNXT_ULP_CLASS_HID_17167 = 0x17167,\n+\tBNXT_ULP_CLASS_HID_11685 = 0x11685,\n+\tBNXT_ULP_CLASS_HID_1024f = 0x1024f,\n+\tBNXT_ULP_CLASS_HID_1524d = 0x1524d,\n+\tBNXT_ULP_CLASS_HID_14e0f = 0x14e0f,\n+\tBNXT_ULP_CLASS_HID_1345f = 0x1345f,\n+\tBNXT_ULP_CLASS_HID_1201d = 0x1201d,\n+\tBNXT_ULP_CLASS_HID_1705f = 0x1705f,\n+\tBNXT_ULP_CLASS_HID_16c1d = 0x16c1d,\n+\tBNXT_ULP_CLASS_HID_100ef = 0x100ef,\n+\tBNXT_ULP_CLASS_HID_11d0f = 0x11d0f,\n+\tBNXT_ULP_CLASS_HID_14ccf = 0x14ccf,\n+\tBNXT_ULP_CLASS_HID_158ef = 0x158ef,\n+\tBNXT_ULP_CLASS_HID_12eed = 0x12eed,\n+\tBNXT_ULP_CLASS_HID_13b0d = 0x13b0d,\n+\tBNXT_ULP_CLASS_HID_16acd = 0x16acd,\n+\tBNXT_ULP_CLASS_HID_16687 = 0x16687,\n+\tBNXT_ULP_CLASS_HID_11c07 = 0x11c07,\n+\tBNXT_ULP_CLASS_HID_117c5 = 0x117c5,\n+\tBNXT_ULP_CLASS_HID_1478d = 0x1478d,\n+\tBNXT_ULP_CLASS_HID_1538d = 0x1538d,\n+\tBNXT_ULP_CLASS_HID_13a05 = 0x13a05,\n+\tBNXT_ULP_CLASS_HID_135cf = 0x135cf,\n+\tBNXT_ULP_CLASS_HID_1658f = 0x1658f,\n+\tBNXT_ULP_CLASS_HID_1718f = 0x1718f,\n+\tBNXT_ULP_CLASS_HID_11667 = 0x11667,\n+\tBNXT_ULP_CLASS_HID_10225 = 0x10225,\n+\tBNXT_ULP_CLASS_HID_15247 = 0x15247,\n+\tBNXT_ULP_CLASS_HID_14e05 = 0x14e05,\n+\tBNXT_ULP_CLASS_HID_13455 = 0x13455,\n+\tBNXT_ULP_CLASS_HID_12017 = 0x12017,\n+\tBNXT_ULP_CLASS_HID_17035 = 0x17035,\n+\tBNXT_ULP_CLASS_HID_16bf7 = 0x16bf7,\n+\tBNXT_ULP_CLASS_HID_10115 = 0x10115,\n+\tBNXT_ULP_CLASS_HID_11d15 = 0x11d15,\n+\tBNXT_ULP_CLASS_HID_14d05 = 0x14d05,\n+\tBNXT_ULP_CLASS_HID_15905 = 0x15905,\n+\tBNXT_ULP_CLASS_HID_12f17 = 0x12f17,\n+\tBNXT_ULP_CLASS_HID_13b17 = 0x13b17,\n+\tBNXT_ULP_CLASS_HID_16ad7 = 0x16ad7,\n+\tBNXT_ULP_CLASS_HID_16695 = 0x16695,\n+\tBNXT_ULP_CLASS_HID_11be5 = 0x11be5,\n+\tBNXT_ULP_CLASS_HID_117a7 = 0x117a7,\n+\tBNXT_ULP_CLASS_HID_14767 = 0x14767,\n+\tBNXT_ULP_CLASS_HID_15387 = 0x15387,\n+\tBNXT_ULP_CLASS_HID_139e7 = 0x139e7,\n+\tBNXT_ULP_CLASS_HID_135a5 = 0x135a5,\n+\tBNXT_ULP_CLASS_HID_16565 = 0x16565,\n+\tBNXT_ULP_CLASS_HID_17185 = 0x17185,\n+\tBNXT_ULP_CLASS_HID_11687 = 0x11687,\n+\tBNXT_ULP_CLASS_HID_10245 = 0x10245,\n+\tBNXT_ULP_CLASS_HID_15287 = 0x15287,\n+\tBNXT_ULP_CLASS_HID_14e45 = 0x14e45,\n+\tBNXT_ULP_CLASS_HID_13485 = 0x13485,\n+\tBNXT_ULP_CLASS_HID_12047 = 0x12047,\n+\tBNXT_ULP_CLASS_HID_17085 = 0x17085,\n+\tBNXT_ULP_CLASS_HID_16c47 = 0x16c47,\n+\tBNXT_ULP_CLASS_HID_400f4 = 0x400f4,\n+\tBNXT_ULP_CLASS_HID_410c8 = 0x410c8,\n+\tBNXT_ULP_CLASS_HID_51084 = 0x51084,\n+\tBNXT_ULP_CLASS_HID_50ffe = 0x50ffe,\n+\tBNXT_ULP_CLASS_HID_488cc = 0x488cc,\n+\tBNXT_ULP_CLASS_HID_48726 = 0x48726,\n+\tBNXT_ULP_CLASS_HID_587f2 = 0x587f2,\n+\tBNXT_ULP_CLASS_HID_597b6 = 0x597b6,\n+\tBNXT_ULP_CLASS_HID_41b10 = 0x41b10,\n+\tBNXT_ULP_CLASS_HID_40b8a = 0x40b8a,\n+\tBNXT_ULP_CLASS_HID_50a46 = 0x50a46,\n+\tBNXT_ULP_CLASS_HID_51a1a = 0x51a1a,\n+\tBNXT_ULP_CLASS_HID_4838e = 0x4838e,\n+\tBNXT_ULP_CLASS_HID_49242 = 0x49242,\n+\tBNXT_ULP_CLASS_HID_5921e = 0x5921e,\n+\tBNXT_ULP_CLASS_HID_58150 = 0x58150,\n+\tBNXT_ULP_CLASS_HID_41686 = 0x41686,\n+\tBNXT_ULP_CLASS_HID_405e8 = 0x405e8,\n+\tBNXT_ULP_CLASS_HID_505a4 = 0x505a4,\n+\tBNXT_ULP_CLASS_HID_51588 = 0x51588,\n+\tBNXT_ULP_CLASS_HID_49d4e = 0x49d4e,\n+\tBNXT_ULP_CLASS_HID_48da0 = 0x48da0,\n+\tBNXT_ULP_CLASS_HID_58d8c = 0x58d8c,\n+\tBNXT_ULP_CLASS_HID_59c40 = 0x59c40,\n+\tBNXT_ULP_CLASS_HID_40040 = 0x40040,\n+\tBNXT_ULP_CLASS_HID_41004 = 0x41004,\n+\tBNXT_ULP_CLASS_HID_510c0 = 0x510c0,\n+\tBNXT_ULP_CLASS_HID_50f4a = 0x50f4a,\n+\tBNXT_ULP_CLASS_HID_48808 = 0x48808,\n+\tBNXT_ULP_CLASS_HID_48742 = 0x48742,\n+\tBNXT_ULP_CLASS_HID_5874e = 0x5874e,\n+\tBNXT_ULP_CLASS_HID_59702 = 0x59702,\n+\tBNXT_ULP_CLASS_HID_41bfe = 0x41bfe,\n+\tBNXT_ULP_CLASS_HID_40a58 = 0x40a58,\n+\tBNXT_ULP_CLASS_HID_50a2c = 0x50a2c,\n+\tBNXT_ULP_CLASS_HID_51ae8 = 0x51ae8,\n+\tBNXT_ULP_CLASS_HID_4825c = 0x4825c,\n+\tBNXT_ULP_CLASS_HID_49228 = 0x49228,\n+\tBNXT_ULP_CLASS_HID_592ec = 0x592ec,\n+\tBNXT_ULP_CLASS_HID_5815e = 0x5815e,\n+\tBNXT_ULP_CLASS_HID_41698 = 0x41698,\n+\tBNXT_ULP_CLASS_HID_4051a = 0x4051a,\n+\tBNXT_ULP_CLASS_HID_505ce = 0x505ce,\n+\tBNXT_ULP_CLASS_HID_5158a = 0x5158a,\n+\tBNXT_ULP_CLASS_HID_49d58 = 0x49d58,\n+\tBNXT_ULP_CLASS_HID_48dca = 0x48dca,\n+\tBNXT_ULP_CLASS_HID_58d8e = 0x58d8e,\n+\tBNXT_ULP_CLASS_HID_59c5a = 0x59c5a,\n+\tBNXT_ULP_CLASS_HID_4002e = 0x4002e,\n+\tBNXT_ULP_CLASS_HID_410ea = 0x410ea,\n+\tBNXT_ULP_CLASS_HID_510ae = 0x510ae,\n+\tBNXT_ULP_CLASS_HID_50f08 = 0x50f08,\n+\tBNXT_ULP_CLASS_HID_488ee = 0x488ee,\n+\tBNXT_ULP_CLASS_HID_48748 = 0x48748,\n+\tBNXT_ULP_CLASS_HID_5870c = 0x5870c,\n+\tBNXT_ULP_CLASS_HID_597e8 = 0x597e8,\n+\tBNXT_ULP_CLASS_HID_41b4a = 0x41b4a,\n+\tBNXT_ULP_CLASS_HID_40b8c = 0x40b8c,\n+\tBNXT_ULP_CLASS_HID_50a48 = 0x50a48,\n+\tBNXT_ULP_CLASS_HID_51a0c = 0x51a0c,\n+\tBNXT_ULP_CLASS_HID_48388 = 0x48388,\n+\tBNXT_ULP_CLASS_HID_4924c = 0x4924c,\n+\tBNXT_ULP_CLASS_HID_59208 = 0x59208,\n+\tBNXT_ULP_CLASS_HID_5828a = 0x5828a,\n+\tBNXT_ULP_CLASS_HID_40540 = 0x40540,\n+\tBNXT_ULP_CLASS_HID_41500 = 0x41500,\n+\tBNXT_ULP_CLASS_HID_515d0 = 0x515d0,\n+\tBNXT_ULP_CLASS_HID_5044a = 0x5044a,\n+\tBNXT_ULP_CLASS_HID_48d18 = 0x48d18,\n+\tBNXT_ULP_CLASS_HID_49dd8 = 0x49dd8,\n+\tBNXT_ULP_CLASS_HID_59da8 = 0x59da8,\n+\tBNXT_ULP_CLASS_HID_58c02 = 0x58c02,\n+\tBNXT_ULP_CLASS_HID_41048 = 0x41048,\n+\tBNXT_ULP_CLASS_HID_400c2 = 0x400c2,\n+\tBNXT_ULP_CLASS_HID_50092 = 0x50092,\n+\tBNXT_ULP_CLASS_HID_51f52 = 0x51f52,\n+\tBNXT_ULP_CLASS_HID_49800 = 0x49800,\n+\tBNXT_ULP_CLASS_HID_4889a = 0x4889a,\n+\tBNXT_ULP_CLASS_HID_5974a = 0x5974a,\n+\tBNXT_ULP_CLASS_HID_587c8 = 0x587c8,\n+\tBNXT_ULP_CLASS_HID_40bc2 = 0x40bc2,\n+\tBNXT_ULP_CLASS_HID_41b82 = 0x41b82,\n+\tBNXT_ULP_CLASS_HID_51a62 = 0x51a62,\n+\tBNXT_ULP_CLASS_HID_50ac0 = 0x50ac0,\n+\tBNXT_ULP_CLASS_HID_493aa = 0x493aa,\n+\tBNXT_ULP_CLASS_HID_48208 = 0x48208,\n+\tBNXT_ULP_CLASS_HID_582c8 = 0x582c8,\n+\tBNXT_ULP_CLASS_HID_59288 = 0x59288,\n+\tBNXT_ULP_CLASS_HID_40688 = 0x40688,\n+\tBNXT_ULP_CLASS_HID_41540 = 0x41540,\n+\tBNXT_ULP_CLASS_HID_51508 = 0x51508,\n+\tBNXT_ULP_CLASS_HID_50582 = 0x50582,\n+\tBNXT_ULP_CLASS_HID_48d40 = 0x48d40,\n+\tBNXT_ULP_CLASS_HID_49d08 = 0x49d08,\n+\tBNXT_ULP_CLASS_HID_59dc0 = 0x59dc0,\n+\tBNXT_ULP_CLASS_HID_58c4a = 0x58c4a,\n+\tBNXT_ULP_CLASS_HID_4104a = 0x4104a,\n+\tBNXT_ULP_CLASS_HID_400a8 = 0x400a8,\n+\tBNXT_ULP_CLASS_HID_50f78 = 0x50f78,\n+\tBNXT_ULP_CLASS_HID_51f38 = 0x51f38,\n+\tBNXT_ULP_CLASS_HID_4980a = 0x4980a,\n+\tBNXT_ULP_CLASS_HID_49768 = 0x49768,\n+\tBNXT_ULP_CLASS_HID_59738 = 0x59738,\n+\tBNXT_ULP_CLASS_HID_587aa = 0x587aa,\n+\tBNXT_ULP_CLASS_HID_40bd8 = 0x40bd8,\n+\tBNXT_ULP_CLASS_HID_41bc8 = 0x41bc8,\n+\tBNXT_ULP_CLASS_HID_51b88 = 0x51b88,\n+\tBNXT_ULP_CLASS_HID_50ada = 0x50ada,\n+\tBNXT_ULP_CLASS_HID_493c8 = 0x493c8,\n+\tBNXT_ULP_CLASS_HID_4820a = 0x4820a,\n+\tBNXT_ULP_CLASS_HID_582da = 0x582da,\n+\tBNXT_ULP_CLASS_HID_5929a = 0x5929a,\n+\tBNXT_ULP_CLASS_HID_4056a = 0x4056a,\n+\tBNXT_ULP_CLASS_HID_4152a = 0x4152a,\n+\tBNXT_ULP_CLASS_HID_5150a = 0x5150a,\n+\tBNXT_ULP_CLASS_HID_50468 = 0x50468,\n+\tBNXT_ULP_CLASS_HID_48d2a = 0x48d2a,\n+\tBNXT_ULP_CLASS_HID_49dea = 0x49dea,\n+\tBNXT_ULP_CLASS_HID_59dca = 0x59dca,\n+\tBNXT_ULP_CLASS_HID_58c28 = 0x58c28,\n+\tBNXT_ULP_CLASS_HID_4118a = 0x4118a,\n+\tBNXT_ULP_CLASS_HID_400c8 = 0x400c8,\n+\tBNXT_ULP_CLASS_HID_50088 = 0x50088,\n+\tBNXT_ULP_CLASS_HID_51088 = 0x51088,\n+\tBNXT_ULP_CLASS_HID_4984a = 0x4984a,\n+\tBNXT_ULP_CLASS_HID_48888 = 0x48888,\n+\tBNXT_ULP_CLASS_HID_58888 = 0x58888,\n+\tBNXT_ULP_CLASS_HID_587ca = 0x587ca,\n+\tBNXT_ULP_CLASS_HID_10690 = 0x10690,\n+\tBNXT_ULP_CLASS_HID_112b0 = 0x112b0,\n+\tBNXT_ULP_CLASS_HID_1428c = 0x1428c,\n+\tBNXT_ULP_CLASS_HID_15eac = 0x15eac,\n+\tBNXT_ULP_CLASS_HID_1249e = 0x1249e,\n+\tBNXT_ULP_CLASS_HID_130be = 0x130be,\n+\tBNXT_ULP_CLASS_HID_16f7a = 0x16f7a,\n+\tBNXT_ULP_CLASS_HID_17c9a = 0x17c9a,\n+\tBNXT_ULP_CLASS_HID_1119a = 0x1119a,\n+\tBNXT_ULP_CLASS_HID_10c58 = 0x10c58,\n+\tBNXT_ULP_CLASS_HID_15c7e = 0x15c7e,\n+\tBNXT_ULP_CLASS_HID_1483c = 0x1483c,\n+\tBNXT_ULP_CLASS_HID_13f88 = 0x13f88,\n+\tBNXT_ULP_CLASS_HID_12a4e = 0x12a4e,\n+\tBNXT_ULP_CLASS_HID_17a6c = 0x17a6c,\n+\tBNXT_ULP_CLASS_HID_1762a = 0x1762a,\n+\tBNXT_ULP_CLASS_HID_11b46 = 0x11b46,\n+\tBNXT_ULP_CLASS_HID_11704 = 0x11704,\n+\tBNXT_ULP_CLASS_HID_147c4 = 0x147c4,\n+\tBNXT_ULP_CLASS_HID_153e4 = 0x153e4,\n+\tBNXT_ULP_CLASS_HID_13934 = 0x13934,\n+\tBNXT_ULP_CLASS_HID_135f6 = 0x135f6,\n+\tBNXT_ULP_CLASS_HID_165ce = 0x165ce,\n+\tBNXT_ULP_CLASS_HID_171ee = 0x171ee,\n+\tBNXT_ULP_CLASS_HID_116ee = 0x116ee,\n+\tBNXT_ULP_CLASS_HID_102ac = 0x102ac,\n+\tBNXT_ULP_CLASS_HID_152ce = 0x152ce,\n+\tBNXT_ULP_CLASS_HID_14e8c = 0x14e8c,\n+\tBNXT_ULP_CLASS_HID_134dc = 0x134dc,\n+\tBNXT_ULP_CLASS_HID_1209e = 0x1209e,\n+\tBNXT_ULP_CLASS_HID_170bc = 0x170bc,\n+\tBNXT_ULP_CLASS_HID_16b7e = 0x16b7e,\n+\tBNXT_ULP_CLASS_HID_119ae = 0x119ae,\n+\tBNXT_ULP_CLASS_HID_1146a = 0x1146a,\n+\tBNXT_ULP_CLASS_HID_14426 = 0x14426,\n+\tBNXT_ULP_CLASS_HID_15046 = 0x15046,\n+\tBNXT_ULP_CLASS_HID_1263a = 0x1263a,\n+\tBNXT_ULP_CLASS_HID_1325a = 0x1325a,\n+\tBNXT_ULP_CLASS_HID_16216 = 0x16216,\n+\tBNXT_ULP_CLASS_HID_17e36 = 0x17e36,\n+\tBNXT_ULP_CLASS_HID_1133e = 0x1133e,\n+\tBNXT_ULP_CLASS_HID_10ffa = 0x10ffa,\n+\tBNXT_ULP_CLASS_HID_15f1a = 0x15f1a,\n+\tBNXT_ULP_CLASS_HID_14bee = 0x14bee,\n+\tBNXT_ULP_CLASS_HID_1312a = 0x1312a,\n+\tBNXT_ULP_CLASS_HID_12dea = 0x12dea,\n+\tBNXT_ULP_CLASS_HID_17d1e = 0x17d1e,\n+\tBNXT_ULP_CLASS_HID_169de = 0x169de,\n+\tBNXT_ULP_CLASS_HID_11ee6 = 0x11ee6,\n+\tBNXT_ULP_CLASS_HID_10abe = 0x10abe,\n+\tBNXT_ULP_CLASS_HID_15ade = 0x15ade,\n+\tBNXT_ULP_CLASS_HID_1569e = 0x1569e,\n+\tBNXT_ULP_CLASS_HID_13cee = 0x13cee,\n+\tBNXT_ULP_CLASS_HID_128ae = 0x128ae,\n+\tBNXT_ULP_CLASS_HID_1676e = 0x1676e,\n+\tBNXT_ULP_CLASS_HID_1748e = 0x1748e,\n+\tBNXT_ULP_CLASS_HID_1098e = 0x1098e,\n+\tBNXT_ULP_CLASS_HID_1044e = 0x1044e,\n+\tBNXT_ULP_CLASS_HID_1546e = 0x1546e,\n+\tBNXT_ULP_CLASS_HID_1402e = 0x1402e,\n+\tBNXT_ULP_CLASS_HID_1367e = 0x1367e,\n+\tBNXT_ULP_CLASS_HID_1223e = 0x1223e,\n+\tBNXT_ULP_CLASS_HID_1725e = 0x1725e,\n+\tBNXT_ULP_CLASS_HID_16e1e = 0x16e1e,\n+\tBNXT_ULP_CLASS_HID_1172f = 0x1172f,\n+\tBNXT_ULP_CLASS_HID_103ed = 0x103ed,\n+\tBNXT_ULP_CLASS_HID_1530b = 0x1530b,\n+\tBNXT_ULP_CLASS_HID_14fc9 = 0x14fc9,\n+\tBNXT_ULP_CLASS_HID_1351d = 0x1351d,\n+\tBNXT_ULP_CLASS_HID_121db = 0x121db,\n+\tBNXT_ULP_CLASS_HID_171f9 = 0x171f9,\n+\tBNXT_ULP_CLASS_HID_16db7 = 0x16db7,\n+\tBNXT_ULP_CLASS_HID_102bf = 0x102bf,\n+\tBNXT_ULP_CLASS_HID_11edf = 0x11edf,\n+\tBNXT_ULP_CLASS_HID_14e9b = 0x14e9b,\n+\tBNXT_ULP_CLASS_HID_15abb = 0x15abb,\n+\tBNXT_ULP_CLASS_HID_120ad = 0x120ad,\n+\tBNXT_ULP_CLASS_HID_13ccd = 0x13ccd,\n+\tBNXT_ULP_CLASS_HID_16c89 = 0x16c89,\n+\tBNXT_ULP_CLASS_HID_1675f = 0x1675f,\n+\tBNXT_ULP_CLASS_HID_10c67 = 0x10c67,\n+\tBNXT_ULP_CLASS_HID_11987 = 0x11987,\n+\tBNXT_ULP_CLASS_HID_1485f = 0x1485f,\n+\tBNXT_ULP_CLASS_HID_1441d = 0x1441d,\n+\tBNXT_ULP_CLASS_HID_12a55 = 0x12a55,\n+\tBNXT_ULP_CLASS_HID_1262f = 0x1262f,\n+\tBNXT_ULP_CLASS_HID_1764d = 0x1764d,\n+\tBNXT_ULP_CLASS_HID_1620f = 0x1620f,\n+\tBNXT_ULP_CLASS_HID_1070f = 0x1070f,\n+\tBNXT_ULP_CLASS_HID_1132f = 0x1132f,\n+\tBNXT_ULP_CLASS_HID_143ef = 0x143ef,\n+\tBNXT_ULP_CLASS_HID_15f0f = 0x15f0f,\n+\tBNXT_ULP_CLASS_HID_125fd = 0x125fd,\n+\tBNXT_ULP_CLASS_HID_1311d = 0x1311d,\n+\tBNXT_ULP_CLASS_HID_161dd = 0x161dd,\n+\tBNXT_ULP_CLASS_HID_17dfd = 0x17dfd,\n+\tBNXT_ULP_CLASS_HID_10acb = 0x10acb,\n+\tBNXT_ULP_CLASS_HID_10687 = 0x10687,\n+\tBNXT_ULP_CLASS_HID_156a7 = 0x156a7,\n+\tBNXT_ULP_CLASS_HID_14163 = 0x14163,\n+\tBNXT_ULP_CLASS_HID_128b7 = 0x128b7,\n+\tBNXT_ULP_CLASS_HID_12377 = 0x12377,\n+\tBNXT_ULP_CLASS_HID_17493 = 0x17493,\n+\tBNXT_ULP_CLASS_HID_16f53 = 0x16f53,\n+\tBNXT_ULP_CLASS_HID_1045b = 0x1045b,\n+\tBNXT_ULP_CLASS_HID_1107b = 0x1107b,\n+\tBNXT_ULP_CLASS_HID_1404f = 0x1404f,\n+\tBNXT_ULP_CLASS_HID_15c6f = 0x15c6f,\n+\tBNXT_ULP_CLASS_HID_1225f = 0x1225f,\n+\tBNXT_ULP_CLASS_HID_13e7f = 0x13e7f,\n+\tBNXT_ULP_CLASS_HID_16e3b = 0x16e3b,\n+\tBNXT_ULP_CLASS_HID_17a5b = 0x17a5b,\n+\tBNXT_ULP_CLASS_HID_10f1f = 0x10f1f,\n+\tBNXT_ULP_CLASS_HID_11b3f = 0x11b3f,\n+\tBNXT_ULP_CLASS_HID_14bff = 0x14bff,\n+\tBNXT_ULP_CLASS_HID_147b7 = 0x147b7,\n+\tBNXT_ULP_CLASS_HID_12d0f = 0x12d0f,\n+\tBNXT_ULP_CLASS_HID_1392f = 0x1392f,\n+\tBNXT_ULP_CLASS_HID_169e7 = 0x169e7,\n+\tBNXT_ULP_CLASS_HID_165a7 = 0x165a7,\n+\tBNXT_ULP_CLASS_HID_11a0f = 0x11a0f,\n+\tBNXT_ULP_CLASS_HID_116cf = 0x116cf,\n+\tBNXT_ULP_CLASS_HID_1468f = 0x1468f,\n+\tBNXT_ULP_CLASS_HID_152af = 0x152af,\n+\tBNXT_ULP_CLASS_HID_138ff = 0x138ff,\n+\tBNXT_ULP_CLASS_HID_134bf = 0x134bf,\n+\tBNXT_ULP_CLASS_HID_1648f = 0x1648f,\n+\tBNXT_ULP_CLASS_HID_170af = 0x170af,\n+\tBNXT_ULP_CLASS_HID_40c38 = 0x40c38,\n+\tBNXT_ULP_CLASS_HID_41c04 = 0x41c04,\n+\tBNXT_ULP_CLASS_HID_51c48 = 0x51c48,\n+\tBNXT_ULP_CLASS_HID_50332 = 0x50332,\n+\tBNXT_ULP_CLASS_HID_48400 = 0x48400,\n+\tBNXT_ULP_CLASS_HID_48bea = 0x48bea,\n+\tBNXT_ULP_CLASS_HID_58b3e = 0x58b3e,\n+\tBNXT_ULP_CLASS_HID_59b7a = 0x59b7a,\n+\tBNXT_ULP_CLASS_HID_417dc = 0x417dc,\n+\tBNXT_ULP_CLASS_HID_40746 = 0x40746,\n+\tBNXT_ULP_CLASS_HID_5068a = 0x5068a,\n+\tBNXT_ULP_CLASS_HID_516d6 = 0x516d6,\n+\tBNXT_ULP_CLASS_HID_48f42 = 0x48f42,\n+\tBNXT_ULP_CLASS_HID_49e8e = 0x49e8e,\n+\tBNXT_ULP_CLASS_HID_59ed2 = 0x59ed2,\n+\tBNXT_ULP_CLASS_HID_58d9c = 0x58d9c,\n+\tBNXT_ULP_CLASS_HID_41a4a = 0x41a4a,\n+\tBNXT_ULP_CLASS_HID_40924 = 0x40924,\n+\tBNXT_ULP_CLASS_HID_50968 = 0x50968,\n+\tBNXT_ULP_CLASS_HID_51944 = 0x51944,\n+\tBNXT_ULP_CLASS_HID_49182 = 0x49182,\n+\tBNXT_ULP_CLASS_HID_4816c = 0x4816c,\n+\tBNXT_ULP_CLASS_HID_58140 = 0x58140,\n+\tBNXT_ULP_CLASS_HID_5908c = 0x5908c,\n+\tBNXT_ULP_CLASS_HID_40c8c = 0x40c8c,\n+\tBNXT_ULP_CLASS_HID_41cc8 = 0x41cc8,\n+\tBNXT_ULP_CLASS_HID_51c0c = 0x51c0c,\n+\tBNXT_ULP_CLASS_HID_50386 = 0x50386,\n+\tBNXT_ULP_CLASS_HID_484c4 = 0x484c4,\n+\tBNXT_ULP_CLASS_HID_48b8e = 0x48b8e,\n+\tBNXT_ULP_CLASS_HID_58b82 = 0x58b82,\n+\tBNXT_ULP_CLASS_HID_59bce = 0x59bce,\n+\tBNXT_ULP_CLASS_HID_10a54 = 0x10a54,\n+\tBNXT_ULP_CLASS_HID_11e74 = 0x11e74,\n+\tBNXT_ULP_CLASS_HID_14e48 = 0x14e48,\n+\tBNXT_ULP_CLASS_HID_15268 = 0x15268,\n+\tBNXT_ULP_CLASS_HID_1285a = 0x1285a,\n+\tBNXT_ULP_CLASS_HID_13c7a = 0x13c7a,\n+\tBNXT_ULP_CLASS_HID_163be = 0x163be,\n+\tBNXT_ULP_CLASS_HID_1705e = 0x1705e,\n+\tBNXT_ULP_CLASS_HID_11d5e = 0x11d5e,\n+\tBNXT_ULP_CLASS_HID_1009c = 0x1009c,\n+\tBNXT_ULP_CLASS_HID_150ba = 0x150ba,\n+\tBNXT_ULP_CLASS_HID_144f8 = 0x144f8,\n+\tBNXT_ULP_CLASS_HID_1334c = 0x1334c,\n+\tBNXT_ULP_CLASS_HID_1268a = 0x1268a,\n+\tBNXT_ULP_CLASS_HID_176a8 = 0x176a8,\n+\tBNXT_ULP_CLASS_HID_17aee = 0x17aee,\n+\tBNXT_ULP_CLASS_HID_11782 = 0x11782,\n+\tBNXT_ULP_CLASS_HID_11bc0 = 0x11bc0,\n+\tBNXT_ULP_CLASS_HID_14b00 = 0x14b00,\n+\tBNXT_ULP_CLASS_HID_15f20 = 0x15f20,\n+\tBNXT_ULP_CLASS_HID_135f0 = 0x135f0,\n+\tBNXT_ULP_CLASS_HID_13932 = 0x13932,\n+\tBNXT_ULP_CLASS_HID_1690a = 0x1690a,\n+\tBNXT_ULP_CLASS_HID_17d2a = 0x17d2a,\n+\tBNXT_ULP_CLASS_HID_11a2a = 0x11a2a,\n+\tBNXT_ULP_CLASS_HID_10e68 = 0x10e68,\n+\tBNXT_ULP_CLASS_HID_15e0a = 0x15e0a,\n+\tBNXT_ULP_CLASS_HID_14248 = 0x14248,\n+\tBNXT_ULP_CLASS_HID_13818 = 0x13818,\n+\tBNXT_ULP_CLASS_HID_12c5a = 0x12c5a,\n+\tBNXT_ULP_CLASS_HID_17c78 = 0x17c78,\n+\tBNXT_ULP_CLASS_HID_167ba = 0x167ba,\n+\tBNXT_ULP_CLASS_HID_1f91 = 0x1f91,\n+\tBNXT_ULP_CLASS_HID_0763 = 0x0763,\n+\tBNXT_ULP_CLASS_HID_0f7b = 0x0f7b,\n+\tBNXT_ULP_CLASS_HID_16af = 0x16af,\n+\tBNXT_ULP_CLASS_HID_1daf = 0x1daf,\n+\tBNXT_ULP_CLASS_HID_0539 = 0x0539,\n+\tBNXT_ULP_CLASS_HID_01ed = 0x01ed,\n+\tBNXT_ULP_CLASS_HID_097f = 0x097f,\n+\tBNXT_ULP_CLASS_HID_81ab8 = 0x81ab8,\n+\tBNXT_ULP_CLASS_HID_8020e = 0x8020e,\n+\tBNXT_ULP_CLASS_HID_815d8 = 0x815d8,\n+\tBNXT_ULP_CLASS_HID_81cae = 0x81cae,\n+\tBNXT_ULP_CLASS_HID_810a8 = 0x810a8,\n+\tBNXT_ULP_CLASS_HID_8183e = 0x8183e,\n+\tBNXT_ULP_CLASS_HID_8036a = 0x8036a,\n+\tBNXT_ULP_CLASS_HID_80af8 = 0x80af8,\n+\tBNXT_ULP_CLASS_HID_206fe = 0x206fe,\n+\tBNXT_ULP_CLASS_HID_20e4c = 0x20e4c,\n+\tBNXT_ULP_CLASS_HID_2111e = 0x2111e,\n+\tBNXT_ULP_CLASS_HID_218ec = 0x218ec,\n+\tBNXT_ULP_CLASS_HID_60472 = 0x60472,\n+\tBNXT_ULP_CLASS_HID_603c0 = 0x603c0,\n+\tBNXT_ULP_CLASS_HID_61692 = 0x61692,\n+\tBNXT_ULP_CLASS_HID_61e60 = 0x61e60,\n+\tBNXT_ULP_CLASS_HID_1f81 = 0x1f81,\n+\tBNXT_ULP_CLASS_HID_0773 = 0x0773,\n+\tBNXT_ULP_CLASS_HID_0f6b = 0x0f6b,\n+\tBNXT_ULP_CLASS_HID_16bf = 0x16bf,\n+\tBNXT_ULP_CLASS_HID_03cf = 0x03cf,\n+\tBNXT_ULP_CLASS_HID_0ab1 = 0x0ab1,\n+\tBNXT_ULP_CLASS_HID_130b = 0x130b,\n+\tBNXT_ULP_CLASS_HID_1afd = 0x1afd,\n+\tBNXT_ULP_CLASS_HID_1591 = 0x1591,\n+\tBNXT_ULP_CLASS_HID_1d03 = 0x1d03,\n+\tBNXT_ULP_CLASS_HID_057b = 0x057b,\n+\tBNXT_ULP_CLASS_HID_0ced = 0x0ced,\n+\tBNXT_ULP_CLASS_HID_19df = 0x19df,\n+\tBNXT_ULP_CLASS_HID_0141 = 0x0141,\n+\tBNXT_ULP_CLASS_HID_08b9 = 0x08b9,\n+\tBNXT_ULP_CLASS_HID_108d = 0x108d,\n+\tBNXT_ULP_CLASS_HID_1dbf = 0x1dbf,\n+\tBNXT_ULP_CLASS_HID_0529 = 0x0529,\n+\tBNXT_ULP_CLASS_HID_01fd = 0x01fd,\n+\tBNXT_ULP_CLASS_HID_096f = 0x096f,\n+\tBNXT_ULP_CLASS_HID_810b7 = 0x810b7,\n+\tBNXT_ULP_CLASS_HID_81821 = 0x81821,\n+\tBNXT_ULP_CLASS_HID_804f5 = 0x804f5,\n+\tBNXT_ULP_CLASS_HID_80c67 = 0x80c67,\n+\tBNXT_ULP_CLASS_HID_41333 = 0x41333,\n+\tBNXT_ULP_CLASS_HID_41aad = 0x41aad,\n+\tBNXT_ULP_CLASS_HID_40771 = 0x40771,\n+\tBNXT_ULP_CLASS_HID_40ee3 = 0x40ee3,\n+\tBNXT_ULP_CLASS_HID_c16cb = 0xc16cb,\n+\tBNXT_ULP_CLASS_HID_c1da5 = 0xc1da5,\n+\tBNXT_ULP_CLASS_HID_c1a09 = 0xc1a09,\n+\tBNXT_ULP_CLASS_HID_c01fb = 0xc01fb,\n+\tBNXT_ULP_CLASS_HID_1ff1 = 0x1ff1,\n+\tBNXT_ULP_CLASS_HID_0703 = 0x0703,\n+\tBNXT_ULP_CLASS_HID_0f1b = 0x0f1b,\n+\tBNXT_ULP_CLASS_HID_16cf = 0x16cf,\n+\tBNXT_ULP_CLASS_HID_03bf = 0x03bf,\n+\tBNXT_ULP_CLASS_HID_0ac1 = 0x0ac1,\n+\tBNXT_ULP_CLASS_HID_137b = 0x137b,\n+\tBNXT_ULP_CLASS_HID_1a8d = 0x1a8d,\n+\tBNXT_ULP_CLASS_HID_15e1 = 0x15e1,\n+\tBNXT_ULP_CLASS_HID_1d73 = 0x1d73,\n+\tBNXT_ULP_CLASS_HID_050b = 0x050b,\n+\tBNXT_ULP_CLASS_HID_0c9d = 0x0c9d,\n+\tBNXT_ULP_CLASS_HID_19af = 0x19af,\n+\tBNXT_ULP_CLASS_HID_0131 = 0x0131,\n+\tBNXT_ULP_CLASS_HID_08c9 = 0x08c9,\n+\tBNXT_ULP_CLASS_HID_10fd = 0x10fd,\n+\tBNXT_ULP_CLASS_HID_1dcf = 0x1dcf,\n+\tBNXT_ULP_CLASS_HID_0559 = 0x0559,\n+\tBNXT_ULP_CLASS_HID_018d = 0x018d,\n+\tBNXT_ULP_CLASS_HID_091f = 0x091f,\n+\tBNXT_ULP_CLASS_HID_810c7 = 0x810c7,\n+\tBNXT_ULP_CLASS_HID_81851 = 0x81851,\n+\tBNXT_ULP_CLASS_HID_80485 = 0x80485,\n+\tBNXT_ULP_CLASS_HID_80c17 = 0x80c17,\n+\tBNXT_ULP_CLASS_HID_41343 = 0x41343,\n+\tBNXT_ULP_CLASS_HID_41add = 0x41add,\n+\tBNXT_ULP_CLASS_HID_40701 = 0x40701,\n+\tBNXT_ULP_CLASS_HID_40e93 = 0x40e93,\n+\tBNXT_ULP_CLASS_HID_c16bb = 0xc16bb,\n+\tBNXT_ULP_CLASS_HID_c1dd5 = 0xc1dd5,\n+\tBNXT_ULP_CLASS_HID_c1a79 = 0xc1a79,\n+\tBNXT_ULP_CLASS_HID_c018b = 0xc018b,\n+\tBNXT_ULP_CLASS_HID_81aa8 = 0x81aa8,\n+\tBNXT_ULP_CLASS_HID_8021e = 0x8021e,\n+\tBNXT_ULP_CLASS_HID_815c8 = 0x815c8,\n+\tBNXT_ULP_CLASS_HID_81cbe = 0x81cbe,\n+\tBNXT_ULP_CLASS_HID_810b8 = 0x810b8,\n+\tBNXT_ULP_CLASS_HID_8182e = 0x8182e,\n+\tBNXT_ULP_CLASS_HID_8037a = 0x8037a,\n+\tBNXT_ULP_CLASS_HID_80ae8 = 0x80ae8,\n+\tBNXT_ULP_CLASS_HID_c1834 = 0xc1834,\n+\tBNXT_ULP_CLASS_HID_c079a = 0xc079a,\n+\tBNXT_ULP_CLASS_HID_c0af6 = 0xc0af6,\n+\tBNXT_ULP_CLASS_HID_c123a = 0xc123a,\n+\tBNXT_ULP_CLASS_HID_c16c4 = 0xc16c4,\n+\tBNXT_ULP_CLASS_HID_c1daa = 0xc1daa,\n+\tBNXT_ULP_CLASS_HID_c0086 = 0xc0086,\n+\tBNXT_ULP_CLASS_HID_c0874 = 0xc0874,\n+\tBNXT_ULP_CLASS_HID_a19ea = 0xa19ea,\n+\tBNXT_ULP_CLASS_HID_a0158 = 0xa0158,\n+\tBNXT_ULP_CLASS_HID_a0bb4 = 0xa0bb4,\n+\tBNXT_ULP_CLASS_HID_a13f8 = 0xa13f8,\n+\tBNXT_ULP_CLASS_HID_a17fa = 0xa17fa,\n+\tBNXT_ULP_CLASS_HID_a1f68 = 0xa1f68,\n+\tBNXT_ULP_CLASS_HID_a0244 = 0xa0244,\n+\tBNXT_ULP_CLASS_HID_a092a = 0xa092a,\n+\tBNXT_ULP_CLASS_HID_e1f76 = 0xe1f76,\n+\tBNXT_ULP_CLASS_HID_e06e4 = 0xe06e4,\n+\tBNXT_ULP_CLASS_HID_e0930 = 0xe0930,\n+\tBNXT_ULP_CLASS_HID_e1104 = 0xe1104,\n+\tBNXT_ULP_CLASS_HID_e1506 = 0xe1506,\n+\tBNXT_ULP_CLASS_HID_e1cf4 = 0xe1cf4,\n+\tBNXT_ULP_CLASS_HID_e07c0 = 0xe07c0,\n+\tBNXT_ULP_CLASS_HID_e0eb6 = 0xe0eb6,\n+\tBNXT_ULP_CLASS_HID_206ee = 0x206ee,\n+\tBNXT_ULP_CLASS_HID_20e5c = 0x20e5c,\n+\tBNXT_ULP_CLASS_HID_2110e = 0x2110e,\n+\tBNXT_ULP_CLASS_HID_218fc = 0x218fc,\n+\tBNXT_ULP_CLASS_HID_60462 = 0x60462,\n+\tBNXT_ULP_CLASS_HID_603d0 = 0x603d0,\n+\tBNXT_ULP_CLASS_HID_61682 = 0x61682,\n+\tBNXT_ULP_CLASS_HID_61e70 = 0x61e70,\n+\tBNXT_ULP_CLASS_HID_3167e = 0x3167e,\n+\tBNXT_ULP_CLASS_HID_31dec = 0x31dec,\n+\tBNXT_ULP_CLASS_HID_30030 = 0x30030,\n+\tBNXT_ULP_CLASS_HID_30fae = 0x30fae,\n+\tBNXT_ULP_CLASS_HID_70b14 = 0x70b14,\n+\tBNXT_ULP_CLASS_HID_71360 = 0x71360,\n+\tBNXT_ULP_CLASS_HID_705b4 = 0x705b4,\n+\tBNXT_ULP_CLASS_HID_70d22 = 0x70d22,\n+\tBNXT_ULP_CLASS_HID_29e26 = 0x29e26,\n+\tBNXT_ULP_CLASS_HID_28594 = 0x28594,\n+\tBNXT_ULP_CLASS_HID_288f8 = 0x288f8,\n+\tBNXT_ULP_CLASS_HID_29034 = 0x29034,\n+\tBNXT_ULP_CLASS_HID_693ba = 0x693ba,\n+\tBNXT_ULP_CLASS_HID_69b28 = 0x69b28,\n+\tBNXT_ULP_CLASS_HID_68e7c = 0x68e7c,\n+\tBNXT_ULP_CLASS_HID_69648 = 0x69648,\n+\tBNXT_ULP_CLASS_HID_38de8 = 0x38de8,\n+\tBNXT_ULP_CLASS_HID_39524 = 0x39524,\n+\tBNXT_ULP_CLASS_HID_39808 = 0x39808,\n+\tBNXT_ULP_CLASS_HID_387e6 = 0x387e6,\n+\tBNXT_ULP_CLASS_HID_7836c = 0x7836c,\n+\tBNXT_ULP_CLASS_HID_78ada = 0x78ada,\n+\tBNXT_ULP_CLASS_HID_79d8c = 0x79d8c,\n+\tBNXT_ULP_CLASS_HID_7857a = 0x7857a,\n+\tBNXT_ULP_CLASS_HID_81ad8 = 0x81ad8,\n+\tBNXT_ULP_CLASS_HID_8026e = 0x8026e,\n+\tBNXT_ULP_CLASS_HID_815b8 = 0x815b8,\n+\tBNXT_ULP_CLASS_HID_81cce = 0x81cce,\n+\tBNXT_ULP_CLASS_HID_810c8 = 0x810c8,\n+\tBNXT_ULP_CLASS_HID_8185e = 0x8185e,\n+\tBNXT_ULP_CLASS_HID_8030a = 0x8030a,\n+\tBNXT_ULP_CLASS_HID_80a98 = 0x80a98,\n+\tBNXT_ULP_CLASS_HID_c1844 = 0xc1844,\n+\tBNXT_ULP_CLASS_HID_c07ea = 0xc07ea,\n+\tBNXT_ULP_CLASS_HID_c0a86 = 0xc0a86,\n+\tBNXT_ULP_CLASS_HID_c124a = 0xc124a,\n+\tBNXT_ULP_CLASS_HID_c16b4 = 0xc16b4,\n+\tBNXT_ULP_CLASS_HID_c1dda = 0xc1dda,\n+\tBNXT_ULP_CLASS_HID_c00f6 = 0xc00f6,\n+\tBNXT_ULP_CLASS_HID_c0804 = 0xc0804,\n+\tBNXT_ULP_CLASS_HID_a199a = 0xa199a,\n+\tBNXT_ULP_CLASS_HID_a0128 = 0xa0128,\n+\tBNXT_ULP_CLASS_HID_a0bc4 = 0xa0bc4,\n+\tBNXT_ULP_CLASS_HID_a1388 = 0xa1388,\n+\tBNXT_ULP_CLASS_HID_a178a = 0xa178a,\n+\tBNXT_ULP_CLASS_HID_a1f18 = 0xa1f18,\n+\tBNXT_ULP_CLASS_HID_a0234 = 0xa0234,\n+\tBNXT_ULP_CLASS_HID_a095a = 0xa095a,\n+\tBNXT_ULP_CLASS_HID_e1f06 = 0xe1f06,\n+\tBNXT_ULP_CLASS_HID_e0694 = 0xe0694,\n+\tBNXT_ULP_CLASS_HID_e0940 = 0xe0940,\n+\tBNXT_ULP_CLASS_HID_e1174 = 0xe1174,\n+\tBNXT_ULP_CLASS_HID_e1576 = 0xe1576,\n+\tBNXT_ULP_CLASS_HID_e1c84 = 0xe1c84,\n+\tBNXT_ULP_CLASS_HID_e07b0 = 0xe07b0,\n+\tBNXT_ULP_CLASS_HID_e0ec6 = 0xe0ec6,\n+\tBNXT_ULP_CLASS_HID_2069e = 0x2069e,\n+\tBNXT_ULP_CLASS_HID_20e2c = 0x20e2c,\n+\tBNXT_ULP_CLASS_HID_2117e = 0x2117e,\n+\tBNXT_ULP_CLASS_HID_2188c = 0x2188c,\n+\tBNXT_ULP_CLASS_HID_60412 = 0x60412,\n+\tBNXT_ULP_CLASS_HID_603a0 = 0x603a0,\n+\tBNXT_ULP_CLASS_HID_616f2 = 0x616f2,\n+\tBNXT_ULP_CLASS_HID_61e00 = 0x61e00,\n+\tBNXT_ULP_CLASS_HID_3160e = 0x3160e,\n+\tBNXT_ULP_CLASS_HID_31d9c = 0x31d9c,\n+\tBNXT_ULP_CLASS_HID_30040 = 0x30040,\n+\tBNXT_ULP_CLASS_HID_30fde = 0x30fde,\n+\tBNXT_ULP_CLASS_HID_70b64 = 0x70b64,\n+\tBNXT_ULP_CLASS_HID_71310 = 0x71310,\n+\tBNXT_ULP_CLASS_HID_705c4 = 0x705c4,\n+\tBNXT_ULP_CLASS_HID_70d52 = 0x70d52,\n+\tBNXT_ULP_CLASS_HID_29e56 = 0x29e56,\n+\tBNXT_ULP_CLASS_HID_285e4 = 0x285e4,\n+\tBNXT_ULP_CLASS_HID_28888 = 0x28888,\n+\tBNXT_ULP_CLASS_HID_29044 = 0x29044,\n+\tBNXT_ULP_CLASS_HID_693ca = 0x693ca,\n+\tBNXT_ULP_CLASS_HID_69b58 = 0x69b58,\n+\tBNXT_ULP_CLASS_HID_68e0c = 0x68e0c,\n+\tBNXT_ULP_CLASS_HID_69638 = 0x69638,\n+\tBNXT_ULP_CLASS_HID_38d98 = 0x38d98,\n+\tBNXT_ULP_CLASS_HID_39554 = 0x39554,\n+\tBNXT_ULP_CLASS_HID_39878 = 0x39878,\n+\tBNXT_ULP_CLASS_HID_38796 = 0x38796,\n+\tBNXT_ULP_CLASS_HID_7831c = 0x7831c,\n+\tBNXT_ULP_CLASS_HID_78aaa = 0x78aaa,\n+\tBNXT_ULP_CLASS_HID_79dfc = 0x79dfc,\n+\tBNXT_ULP_CLASS_HID_7850a = 0x7850a,\n+\tBNXT_ULP_CLASS_HID_03b7 = 0x03b7,\n+\tBNXT_ULP_CLASS_HID_13f3 = 0x13f3,\n+\tBNXT_ULP_CLASS_HID_0255 = 0x0255,\n+\tBNXT_ULP_CLASS_HID_1675 = 0x1675,\n+\tBNXT_ULP_CLASS_HID_80f52 = 0x80f52,\n+\tBNXT_ULP_CLASS_HID_819f2 = 0x819f2,\n+\tBNXT_ULP_CLASS_HID_80542 = 0x80542,\n+\tBNXT_ULP_CLASS_HID_817e2 = 0x817e2,\n+\tBNXT_ULP_CLASS_HID_20a98 = 0x20a98,\n+\tBNXT_ULP_CLASS_HID_20538 = 0x20538,\n+\tBNXT_ULP_CLASS_HID_6081c = 0x6081c,\n+\tBNXT_ULP_CLASS_HID_61abc = 0x61abc,\n+\tBNXT_ULP_CLASS_HID_03a7 = 0x03a7,\n+\tBNXT_ULP_CLASS_HID_13e3 = 0x13e3,\n+\tBNXT_ULP_CLASS_HID_1047 = 0x1047,\n+\tBNXT_ULP_CLASS_HID_0721 = 0x0721,\n+\tBNXT_ULP_CLASS_HID_19b7 = 0x19b7,\n+\tBNXT_ULP_CLASS_HID_0911 = 0x0911,\n+\tBNXT_ULP_CLASS_HID_0df5 = 0x0df5,\n+\tBNXT_ULP_CLASS_HID_1d31 = 0x1d31,\n+\tBNXT_ULP_CLASS_HID_0245 = 0x0245,\n+\tBNXT_ULP_CLASS_HID_1665 = 0x1665,\n+\tBNXT_ULP_CLASS_HID_8055d = 0x8055d,\n+\tBNXT_ULP_CLASS_HID_80893 = 0x80893,\n+\tBNXT_ULP_CLASS_HID_407d9 = 0x407d9,\n+\tBNXT_ULP_CLASS_HID_40b1f = 0x40b1f,\n+\tBNXT_ULP_CLASS_HID_c1ad1 = 0xc1ad1,\n+\tBNXT_ULP_CLASS_HID_c0e17 = 0xc0e17,\n+\tBNXT_ULP_CLASS_HID_03d7 = 0x03d7,\n+\tBNXT_ULP_CLASS_HID_1393 = 0x1393,\n+\tBNXT_ULP_CLASS_HID_1037 = 0x1037,\n+\tBNXT_ULP_CLASS_HID_0751 = 0x0751,\n+\tBNXT_ULP_CLASS_HID_19c7 = 0x19c7,\n+\tBNXT_ULP_CLASS_HID_0961 = 0x0961,\n+\tBNXT_ULP_CLASS_HID_0d85 = 0x0d85,\n+\tBNXT_ULP_CLASS_HID_1d41 = 0x1d41,\n+\tBNXT_ULP_CLASS_HID_0235 = 0x0235,\n+\tBNXT_ULP_CLASS_HID_1615 = 0x1615,\n+\tBNXT_ULP_CLASS_HID_8052d = 0x8052d,\n+\tBNXT_ULP_CLASS_HID_808e3 = 0x808e3,\n+\tBNXT_ULP_CLASS_HID_407a9 = 0x407a9,\n+\tBNXT_ULP_CLASS_HID_40b6f = 0x40b6f,\n+\tBNXT_ULP_CLASS_HID_c1aa1 = 0xc1aa1,\n+\tBNXT_ULP_CLASS_HID_c0e67 = 0xc0e67,\n+\tBNXT_ULP_CLASS_HID_80f42 = 0x80f42,\n+\tBNXT_ULP_CLASS_HID_819e2 = 0x819e2,\n+\tBNXT_ULP_CLASS_HID_80552 = 0x80552,\n+\tBNXT_ULP_CLASS_HID_817f2 = 0x817f2,\n+\tBNXT_ULP_CLASS_HID_c0cce = 0xc0cce,\n+\tBNXT_ULP_CLASS_HID_c1f6e = 0xc1f6e,\n+\tBNXT_ULP_CLASS_HID_c1ade = 0xc1ade,\n+\tBNXT_ULP_CLASS_HID_c157e = 0xc157e,\n+\tBNXT_ULP_CLASS_HID_a0d8c = 0xa0d8c,\n+\tBNXT_ULP_CLASS_HID_a182c = 0xa182c,\n+\tBNXT_ULP_CLASS_HID_a1b9c = 0xa1b9c,\n+\tBNXT_ULP_CLASS_HID_a163c = 0xa163c,\n+\tBNXT_ULP_CLASS_HID_e0308 = 0xe0308,\n+\tBNXT_ULP_CLASS_HID_e1da8 = 0xe1da8,\n+\tBNXT_ULP_CLASS_HID_e1918 = 0xe1918,\n+\tBNXT_ULP_CLASS_HID_e0bda = 0xe0bda,\n+\tBNXT_ULP_CLASS_HID_20a88 = 0x20a88,\n+\tBNXT_ULP_CLASS_HID_20528 = 0x20528,\n+\tBNXT_ULP_CLASS_HID_6080c = 0x6080c,\n+\tBNXT_ULP_CLASS_HID_61aac = 0x61aac,\n+\tBNXT_ULP_CLASS_HID_31a18 = 0x31a18,\n+\tBNXT_ULP_CLASS_HID_314b8 = 0x314b8,\n+\tBNXT_ULP_CLASS_HID_71f9c = 0x71f9c,\n+\tBNXT_ULP_CLASS_HID_70a5e = 0x70a5e,\n+\tBNXT_ULP_CLASS_HID_282c0 = 0x282c0,\n+\tBNXT_ULP_CLASS_HID_29d60 = 0x29d60,\n+\tBNXT_ULP_CLASS_HID_68044 = 0x68044,\n+\tBNXT_ULP_CLASS_HID_692e4 = 0x692e4,\n+\tBNXT_ULP_CLASS_HID_39250 = 0x39250,\n+\tBNXT_ULP_CLASS_HID_38c12 = 0x38c12,\n+\tBNXT_ULP_CLASS_HID_797d4 = 0x797d4,\n+\tBNXT_ULP_CLASS_HID_78196 = 0x78196,\n+\tBNXT_ULP_CLASS_HID_80f32 = 0x80f32,\n+\tBNXT_ULP_CLASS_HID_81992 = 0x81992,\n+\tBNXT_ULP_CLASS_HID_80522 = 0x80522,\n+\tBNXT_ULP_CLASS_HID_81782 = 0x81782,\n+\tBNXT_ULP_CLASS_HID_c0cbe = 0xc0cbe,\n+\tBNXT_ULP_CLASS_HID_c1f1e = 0xc1f1e,\n+\tBNXT_ULP_CLASS_HID_c1aae = 0xc1aae,\n+\tBNXT_ULP_CLASS_HID_c150e = 0xc150e,\n+\tBNXT_ULP_CLASS_HID_a0dfc = 0xa0dfc,\n+\tBNXT_ULP_CLASS_HID_a185c = 0xa185c,\n+\tBNXT_ULP_CLASS_HID_a1bec = 0xa1bec,\n+\tBNXT_ULP_CLASS_HID_a164c = 0xa164c,\n+\tBNXT_ULP_CLASS_HID_e0378 = 0xe0378,\n+\tBNXT_ULP_CLASS_HID_e1dd8 = 0xe1dd8,\n+\tBNXT_ULP_CLASS_HID_e1968 = 0xe1968,\n+\tBNXT_ULP_CLASS_HID_e0baa = 0xe0baa,\n+\tBNXT_ULP_CLASS_HID_20af8 = 0x20af8,\n+\tBNXT_ULP_CLASS_HID_20558 = 0x20558,\n+\tBNXT_ULP_CLASS_HID_6087c = 0x6087c,\n+\tBNXT_ULP_CLASS_HID_61adc = 0x61adc,\n+\tBNXT_ULP_CLASS_HID_31a68 = 0x31a68,\n+\tBNXT_ULP_CLASS_HID_314c8 = 0x314c8,\n+\tBNXT_ULP_CLASS_HID_71fec = 0x71fec,\n+\tBNXT_ULP_CLASS_HID_70a2e = 0x70a2e,\n+\tBNXT_ULP_CLASS_HID_282b0 = 0x282b0,\n+\tBNXT_ULP_CLASS_HID_29d10 = 0x29d10,\n+\tBNXT_ULP_CLASS_HID_68034 = 0x68034,\n+\tBNXT_ULP_CLASS_HID_69294 = 0x69294,\n+\tBNXT_ULP_CLASS_HID_39220 = 0x39220,\n+\tBNXT_ULP_CLASS_HID_38c62 = 0x38c62,\n+\tBNXT_ULP_CLASS_HID_797a4 = 0x797a4,\n+\tBNXT_ULP_CLASS_HID_781e6 = 0x781e6,\n+\tBNXT_ULP_CLASS_HID_0f05 = 0x0f05,\n+\tBNXT_ULP_CLASS_HID_0f09 = 0x0f09,\n+\tBNXT_ULP_CLASS_HID_0f06 = 0x0f06,\n+\tBNXT_ULP_CLASS_HID_19a6 = 0x19a6,\n+\tBNXT_ULP_CLASS_HID_0f0a = 0x0f0a,\n+\tBNXT_ULP_CLASS_HID_19aa = 0x19aa,\n+\tBNXT_ULP_CLASS_HID_0f15 = 0x0f15,\n+\tBNXT_ULP_CLASS_HID_0f19 = 0x0f19,\n+\tBNXT_ULP_CLASS_HID_0f65 = 0x0f65,\n+\tBNXT_ULP_CLASS_HID_0f69 = 0x0f69,\n+\tBNXT_ULP_CLASS_HID_0f16 = 0x0f16,\n+\tBNXT_ULP_CLASS_HID_19b6 = 0x19b6,\n+\tBNXT_ULP_CLASS_HID_0f1a = 0x0f1a,\n+\tBNXT_ULP_CLASS_HID_19ba = 0x19ba,\n+\tBNXT_ULP_CLASS_HID_0f66 = 0x0f66,\n+\tBNXT_ULP_CLASS_HID_19c6 = 0x19c6,\n+\tBNXT_ULP_CLASS_HID_0f6a = 0x0f6a,\n+\tBNXT_ULP_CLASS_HID_19ca = 0x19ca\n };\n \n enum bnxt_ulp_act_hid {\n \tBNXT_ULP_ACT_HID_0000 = 0x0000,\n-\tBNXT_ULP_ACT_HID_0001 = 0x0001,\n-\tBNXT_ULP_ACT_HID_0400 = 0x0400,\n-\tBNXT_ULP_ACT_HID_01ab = 0x01ab,\n+\tBNXT_ULP_ACT_HID_0008 = 0x0008,\n+\tBNXT_ULP_ACT_HID_2000 = 0x2000,\n+\tBNXT_ULP_ACT_HID_1988 = 0x1988,\n+\tBNXT_ULP_ACT_HID_0080 = 0x0080,\n+\tBNXT_ULP_ACT_HID_3988 = 0x3988,\n+\tBNXT_ULP_ACT_HID_1a08 = 0x1a08,\n \tBNXT_ULP_ACT_HID_0010 = 0x0010,\n-\tBNXT_ULP_ACT_HID_05ab = 0x05ab,\n-\tBNXT_ULP_ACT_HID_01bb = 0x01bb,\n-\tBNXT_ULP_ACT_HID_0002 = 0x0002,\n-\tBNXT_ULP_ACT_HID_0003 = 0x0003,\n-\tBNXT_ULP_ACT_HID_0402 = 0x0402,\n-\tBNXT_ULP_ACT_HID_01ad = 0x01ad,\n-\tBNXT_ULP_ACT_HID_0012 = 0x0012,\n-\tBNXT_ULP_ACT_HID_05ad = 0x05ad,\n-\tBNXT_ULP_ACT_HID_01bd = 0x01bd,\n-\tBNXT_ULP_ACT_HID_0613 = 0x0613,\n-\tBNXT_ULP_ACT_HID_02a9 = 0x02a9,\n-\tBNXT_ULP_ACT_HID_0054 = 0x0054,\n+\tBNXT_ULP_ACT_HID_0040 = 0x0040,\n+\tBNXT_ULP_ACT_HID_0050 = 0x0050,\n+\tBNXT_ULP_ACT_HID_0018 = 0x0018,\n+\tBNXT_ULP_ACT_HID_2010 = 0x2010,\n+\tBNXT_ULP_ACT_HID_1998 = 0x1998,\n+\tBNXT_ULP_ACT_HID_0090 = 0x0090,\n+\tBNXT_ULP_ACT_HID_3998 = 0x3998,\n+\tBNXT_ULP_ACT_HID_1a18 = 0x1a18,\n+\tBNXT_ULP_ACT_HID_32ea = 0x32ea,\n+\tBNXT_ULP_ACT_HID_32f2 = 0x32f2,\n+\tBNXT_ULP_ACT_HID_52ea = 0x52ea,\n+\tBNXT_ULP_ACT_HID_4c72 = 0x4c72,\n+\tBNXT_ULP_ACT_HID_336a = 0x336a,\n+\tBNXT_ULP_ACT_HID_6c72 = 0x6c72,\n+\tBNXT_ULP_ACT_HID_4cf2 = 0x4cf2,\n+\tBNXT_ULP_ACT_HID_32fa = 0x32fa,\n+\tBNXT_ULP_ACT_HID_3302 = 0x3302,\n+\tBNXT_ULP_ACT_HID_52fa = 0x52fa,\n+\tBNXT_ULP_ACT_HID_4c82 = 0x4c82,\n+\tBNXT_ULP_ACT_HID_337a = 0x337a,\n+\tBNXT_ULP_ACT_HID_6c82 = 0x6c82,\n+\tBNXT_ULP_ACT_HID_4d02 = 0x4d02,\n+\tBNXT_ULP_ACT_HID_0808 = 0x0808,\n+\tBNXT_ULP_ACT_HID_1008 = 0x1008,\n+\tBNXT_ULP_ACT_HID_1808 = 0x1808,\n+\tBNXT_ULP_ACT_HID_0818 = 0x0818,\n+\tBNXT_ULP_ACT_HID_1018 = 0x1018,\n+\tBNXT_ULP_ACT_HID_1818 = 0x1818,\n+\tBNXT_ULP_ACT_HID_0880 = 0x0880,\n+\tBNXT_ULP_ACT_HID_1080 = 0x1080,\n+\tBNXT_ULP_ACT_HID_1880 = 0x1880,\n+\tBNXT_ULP_ACT_HID_0890 = 0x0890,\n+\tBNXT_ULP_ACT_HID_1090 = 0x1090,\n+\tBNXT_ULP_ACT_HID_1890 = 0x1890,\n+\tBNXT_ULP_ACT_HID_3af2 = 0x3af2,\n+\tBNXT_ULP_ACT_HID_42f2 = 0x42f2,\n+\tBNXT_ULP_ACT_HID_4af2 = 0x4af2,\n+\tBNXT_ULP_ACT_HID_3b02 = 0x3b02,\n+\tBNXT_ULP_ACT_HID_4302 = 0x4302,\n+\tBNXT_ULP_ACT_HID_4b02 = 0x4b02,\n+\tBNXT_ULP_ACT_HID_3b6a = 0x3b6a,\n+\tBNXT_ULP_ACT_HID_436a = 0x436a,\n+\tBNXT_ULP_ACT_HID_4b6a = 0x4b6a,\n+\tBNXT_ULP_ACT_HID_3b7a = 0x3b7a,\n+\tBNXT_ULP_ACT_HID_437a = 0x437a,\n+\tBNXT_ULP_ACT_HID_4b7a = 0x4b7a,\n+\tBNXT_ULP_ACT_HID_640d = 0x640d,\n+\tBNXT_ULP_ACT_HID_641d = 0x641d,\n+\tBNXT_ULP_ACT_HID_071a = 0x071a,\n+\tBNXT_ULP_ACT_HID_0800 = 0x0800,\n+\tBNXT_ULP_ACT_HID_1000 = 0x1000,\n+\tBNXT_ULP_ACT_HID_1800 = 0x1800,\n+\tBNXT_ULP_ACT_HID_0810 = 0x0810,\n+\tBNXT_ULP_ACT_HID_1010 = 0x1010,\n+\tBNXT_ULP_ACT_HID_1810 = 0x1810,\n+\tBNXT_ULP_ACT_HID_1110 = 0x1110,\n+\tBNXT_ULP_ACT_HID_4420 = 0x4420,\n+\tBNXT_ULP_ACT_HID_2220 = 0x2220,\n+\tBNXT_ULP_ACT_HID_0c84 = 0x0c84,\n+\tBNXT_ULP_ACT_HID_3f94 = 0x3f94,\n+\tBNXT_ULP_ACT_HID_3330 = 0x3330,\n+\tBNXT_ULP_ACT_HID_50a4 = 0x50a4,\n+\tBNXT_ULP_ACT_HID_1910 = 0x1910,\n+\tBNXT_ULP_ACT_HID_4c20 = 0x4c20,\n+\tBNXT_ULP_ACT_HID_2a20 = 0x2a20,\n+\tBNXT_ULP_ACT_HID_1484 = 0x1484,\n+\tBNXT_ULP_ACT_HID_4794 = 0x4794,\n+\tBNXT_ULP_ACT_HID_3b30 = 0x3b30,\n+\tBNXT_ULP_ACT_HID_58a4 = 0x58a4,\n+\tBNXT_ULP_ACT_HID_2110 = 0x2110,\n+\tBNXT_ULP_ACT_HID_5420 = 0x5420,\n+\tBNXT_ULP_ACT_HID_3220 = 0x3220,\n+\tBNXT_ULP_ACT_HID_1c84 = 0x1c84,\n+\tBNXT_ULP_ACT_HID_4f94 = 0x4f94,\n+\tBNXT_ULP_ACT_HID_4330 = 0x4330,\n+\tBNXT_ULP_ACT_HID_60a4 = 0x60a4,\n+\tBNXT_ULP_ACT_HID_2910 = 0x2910,\n+\tBNXT_ULP_ACT_HID_5c20 = 0x5c20,\n+\tBNXT_ULP_ACT_HID_3a20 = 0x3a20,\n+\tBNXT_ULP_ACT_HID_2484 = 0x2484,\n+\tBNXT_ULP_ACT_HID_5794 = 0x5794,\n+\tBNXT_ULP_ACT_HID_4b30 = 0x4b30,\n+\tBNXT_ULP_ACT_HID_68a4 = 0x68a4,\n+\tBNXT_ULP_ACT_HID_1120 = 0x1120,\n+\tBNXT_ULP_ACT_HID_4430 = 0x4430,\n+\tBNXT_ULP_ACT_HID_2230 = 0x2230,\n+\tBNXT_ULP_ACT_HID_0c94 = 0x0c94,\n+\tBNXT_ULP_ACT_HID_3fa4 = 0x3fa4,\n+\tBNXT_ULP_ACT_HID_3340 = 0x3340,\n+\tBNXT_ULP_ACT_HID_50b4 = 0x50b4,\n+\tBNXT_ULP_ACT_HID_1920 = 0x1920,\n+\tBNXT_ULP_ACT_HID_4c30 = 0x4c30,\n+\tBNXT_ULP_ACT_HID_2a30 = 0x2a30,\n+\tBNXT_ULP_ACT_HID_1494 = 0x1494,\n+\tBNXT_ULP_ACT_HID_47a4 = 0x47a4,\n+\tBNXT_ULP_ACT_HID_3b40 = 0x3b40,\n+\tBNXT_ULP_ACT_HID_58b4 = 0x58b4,\n+\tBNXT_ULP_ACT_HID_2120 = 0x2120,\n+\tBNXT_ULP_ACT_HID_5430 = 0x5430,\n+\tBNXT_ULP_ACT_HID_3230 = 0x3230,\n+\tBNXT_ULP_ACT_HID_1c94 = 0x1c94,\n+\tBNXT_ULP_ACT_HID_4fa4 = 0x4fa4,\n+\tBNXT_ULP_ACT_HID_4340 = 0x4340,\n+\tBNXT_ULP_ACT_HID_60b4 = 0x60b4,\n+\tBNXT_ULP_ACT_HID_2920 = 0x2920,\n+\tBNXT_ULP_ACT_HID_5c30 = 0x5c30,\n+\tBNXT_ULP_ACT_HID_3a30 = 0x3a30,\n+\tBNXT_ULP_ACT_HID_2494 = 0x2494,\n+\tBNXT_ULP_ACT_HID_57a4 = 0x57a4,\n+\tBNXT_ULP_ACT_HID_4b40 = 0x4b40,\n+\tBNXT_ULP_ACT_HID_68b4 = 0x68b4,\n+\tBNXT_ULP_ACT_HID_2a98 = 0x2a98,\n+\tBNXT_ULP_ACT_HID_5da8 = 0x5da8,\n+\tBNXT_ULP_ACT_HID_3ba8 = 0x3ba8,\n+\tBNXT_ULP_ACT_HID_260c = 0x260c,\n+\tBNXT_ULP_ACT_HID_591c = 0x591c,\n+\tBNXT_ULP_ACT_HID_6a2c = 0x6a2c,\n+\tBNXT_ULP_ACT_HID_2aa8 = 0x2aa8,\n+\tBNXT_ULP_ACT_HID_5db8 = 0x5db8,\n+\tBNXT_ULP_ACT_HID_3bb8 = 0x3bb8,\n+\tBNXT_ULP_ACT_HID_261c = 0x261c,\n+\tBNXT_ULP_ACT_HID_592c = 0x592c,\n+\tBNXT_ULP_ACT_HID_6a3c = 0x6a3c,\n+\tBNXT_ULP_ACT_HID_3298 = 0x3298,\n+\tBNXT_ULP_ACT_HID_65a8 = 0x65a8,\n+\tBNXT_ULP_ACT_HID_43a8 = 0x43a8,\n+\tBNXT_ULP_ACT_HID_2e0c = 0x2e0c,\n+\tBNXT_ULP_ACT_HID_611c = 0x611c,\n+\tBNXT_ULP_ACT_HID_722c = 0x722c,\n+\tBNXT_ULP_ACT_HID_32a8 = 0x32a8,\n+\tBNXT_ULP_ACT_HID_65b8 = 0x65b8,\n+\tBNXT_ULP_ACT_HID_43b8 = 0x43b8,\n+\tBNXT_ULP_ACT_HID_2e1c = 0x2e1c,\n+\tBNXT_ULP_ACT_HID_612c = 0x612c,\n+\tBNXT_ULP_ACT_HID_723c = 0x723c,\n+\tBNXT_ULP_ACT_HID_3a98 = 0x3a98,\n+\tBNXT_ULP_ACT_HID_6da8 = 0x6da8,\n+\tBNXT_ULP_ACT_HID_4ba8 = 0x4ba8,\n+\tBNXT_ULP_ACT_HID_360c = 0x360c,\n+\tBNXT_ULP_ACT_HID_691c = 0x691c,\n+\tBNXT_ULP_ACT_HID_7a2c = 0x7a2c,\n+\tBNXT_ULP_ACT_HID_3aa8 = 0x3aa8,\n+\tBNXT_ULP_ACT_HID_6db8 = 0x6db8,\n+\tBNXT_ULP_ACT_HID_4bb8 = 0x4bb8,\n+\tBNXT_ULP_ACT_HID_361c = 0x361c,\n+\tBNXT_ULP_ACT_HID_692c = 0x692c,\n+\tBNXT_ULP_ACT_HID_7a3c = 0x7a3c,\n+\tBNXT_ULP_ACT_HID_4298 = 0x4298,\n+\tBNXT_ULP_ACT_HID_75a8 = 0x75a8,\n+\tBNXT_ULP_ACT_HID_53a8 = 0x53a8,\n+\tBNXT_ULP_ACT_HID_3e0c = 0x3e0c,\n+\tBNXT_ULP_ACT_HID_711c = 0x711c,\n+\tBNXT_ULP_ACT_HID_0670 = 0x0670,\n+\tBNXT_ULP_ACT_HID_42a8 = 0x42a8,\n+\tBNXT_ULP_ACT_HID_75b8 = 0x75b8,\n+\tBNXT_ULP_ACT_HID_53b8 = 0x53b8,\n+\tBNXT_ULP_ACT_HID_3e1c = 0x3e1c,\n+\tBNXT_ULP_ACT_HID_712c = 0x712c,\n+\tBNXT_ULP_ACT_HID_0680 = 0x0680,\n+\tBNXT_ULP_ACT_HID_3aea = 0x3aea,\n+\tBNXT_ULP_ACT_HID_42ea = 0x42ea,\n+\tBNXT_ULP_ACT_HID_4aea = 0x4aea,\n+\tBNXT_ULP_ACT_HID_3afa = 0x3afa,\n+\tBNXT_ULP_ACT_HID_42fa = 0x42fa,\n+\tBNXT_ULP_ACT_HID_4afa = 0x4afa,\n+\tBNXT_ULP_ACT_HID_43fa = 0x43fa,\n+\tBNXT_ULP_ACT_HID_770a = 0x770a,\n+\tBNXT_ULP_ACT_HID_550a = 0x550a,\n+\tBNXT_ULP_ACT_HID_3f6e = 0x3f6e,\n+\tBNXT_ULP_ACT_HID_727e = 0x727e,\n+\tBNXT_ULP_ACT_HID_661a = 0x661a,\n+\tBNXT_ULP_ACT_HID_07d2 = 0x07d2,\n+\tBNXT_ULP_ACT_HID_4bfa = 0x4bfa,\n+\tBNXT_ULP_ACT_HID_034e = 0x034e,\n+\tBNXT_ULP_ACT_HID_5d0a = 0x5d0a,\n+\tBNXT_ULP_ACT_HID_476e = 0x476e,\n+\tBNXT_ULP_ACT_HID_7a7e = 0x7a7e,\n+\tBNXT_ULP_ACT_HID_6e1a = 0x6e1a,\n+\tBNXT_ULP_ACT_HID_0fd2 = 0x0fd2,\n+\tBNXT_ULP_ACT_HID_53fa = 0x53fa,\n+\tBNXT_ULP_ACT_HID_0b4e = 0x0b4e,\n+\tBNXT_ULP_ACT_HID_650a = 0x650a,\n+\tBNXT_ULP_ACT_HID_4f6e = 0x4f6e,\n+\tBNXT_ULP_ACT_HID_06c2 = 0x06c2,\n+\tBNXT_ULP_ACT_HID_761a = 0x761a,\n+\tBNXT_ULP_ACT_HID_17d2 = 0x17d2,\n+\tBNXT_ULP_ACT_HID_5bfa = 0x5bfa,\n+\tBNXT_ULP_ACT_HID_134e = 0x134e,\n+\tBNXT_ULP_ACT_HID_6d0a = 0x6d0a,\n+\tBNXT_ULP_ACT_HID_576e = 0x576e,\n+\tBNXT_ULP_ACT_HID_0ec2 = 0x0ec2,\n+\tBNXT_ULP_ACT_HID_025e = 0x025e,\n+\tBNXT_ULP_ACT_HID_1fd2 = 0x1fd2,\n+\tBNXT_ULP_ACT_HID_440a = 0x440a,\n+\tBNXT_ULP_ACT_HID_771a = 0x771a,\n+\tBNXT_ULP_ACT_HID_551a = 0x551a,\n+\tBNXT_ULP_ACT_HID_3f7e = 0x3f7e,\n+\tBNXT_ULP_ACT_HID_728e = 0x728e,\n+\tBNXT_ULP_ACT_HID_662a = 0x662a,\n+\tBNXT_ULP_ACT_HID_07e2 = 0x07e2,\n+\tBNXT_ULP_ACT_HID_4c0a = 0x4c0a,\n+\tBNXT_ULP_ACT_HID_035e = 0x035e,\n+\tBNXT_ULP_ACT_HID_5d1a = 0x5d1a,\n+\tBNXT_ULP_ACT_HID_477e = 0x477e,\n+\tBNXT_ULP_ACT_HID_7a8e = 0x7a8e,\n+\tBNXT_ULP_ACT_HID_6e2a = 0x6e2a,\n+\tBNXT_ULP_ACT_HID_0fe2 = 0x0fe2,\n+\tBNXT_ULP_ACT_HID_540a = 0x540a,\n+\tBNXT_ULP_ACT_HID_0b5e = 0x0b5e,\n+\tBNXT_ULP_ACT_HID_651a = 0x651a,\n+\tBNXT_ULP_ACT_HID_4f7e = 0x4f7e,\n+\tBNXT_ULP_ACT_HID_06d2 = 0x06d2,\n+\tBNXT_ULP_ACT_HID_762a = 0x762a,\n+\tBNXT_ULP_ACT_HID_17e2 = 0x17e2,\n+\tBNXT_ULP_ACT_HID_5c0a = 0x5c0a,\n+\tBNXT_ULP_ACT_HID_135e = 0x135e,\n+\tBNXT_ULP_ACT_HID_6d1a = 0x6d1a,\n+\tBNXT_ULP_ACT_HID_577e = 0x577e,\n+\tBNXT_ULP_ACT_HID_0ed2 = 0x0ed2,\n+\tBNXT_ULP_ACT_HID_026e = 0x026e,\n+\tBNXT_ULP_ACT_HID_1fe2 = 0x1fe2,\n+\tBNXT_ULP_ACT_HID_5d82 = 0x5d82,\n+\tBNXT_ULP_ACT_HID_14d6 = 0x14d6,\n+\tBNXT_ULP_ACT_HID_6e92 = 0x6e92,\n+\tBNXT_ULP_ACT_HID_58f6 = 0x58f6,\n+\tBNXT_ULP_ACT_HID_104a = 0x104a,\n+\tBNXT_ULP_ACT_HID_215a = 0x215a,\n+\tBNXT_ULP_ACT_HID_5d92 = 0x5d92,\n+\tBNXT_ULP_ACT_HID_14e6 = 0x14e6,\n+\tBNXT_ULP_ACT_HID_6ea2 = 0x6ea2,\n+\tBNXT_ULP_ACT_HID_5906 = 0x5906,\n+\tBNXT_ULP_ACT_HID_105a = 0x105a,\n+\tBNXT_ULP_ACT_HID_216a = 0x216a,\n+\tBNXT_ULP_ACT_HID_6582 = 0x6582,\n+\tBNXT_ULP_ACT_HID_1cd6 = 0x1cd6,\n+\tBNXT_ULP_ACT_HID_7692 = 0x7692,\n+\tBNXT_ULP_ACT_HID_60f6 = 0x60f6,\n+\tBNXT_ULP_ACT_HID_184a = 0x184a,\n+\tBNXT_ULP_ACT_HID_295a = 0x295a,\n+\tBNXT_ULP_ACT_HID_6592 = 0x6592,\n+\tBNXT_ULP_ACT_HID_1ce6 = 0x1ce6,\n+\tBNXT_ULP_ACT_HID_76a2 = 0x76a2,\n+\tBNXT_ULP_ACT_HID_6106 = 0x6106,\n+\tBNXT_ULP_ACT_HID_185a = 0x185a,\n+\tBNXT_ULP_ACT_HID_296a = 0x296a,\n+\tBNXT_ULP_ACT_HID_6d82 = 0x6d82,\n+\tBNXT_ULP_ACT_HID_24d6 = 0x24d6,\n+\tBNXT_ULP_ACT_HID_02d6 = 0x02d6,\n+\tBNXT_ULP_ACT_HID_68f6 = 0x68f6,\n+\tBNXT_ULP_ACT_HID_204a = 0x204a,\n+\tBNXT_ULP_ACT_HID_315a = 0x315a,\n+\tBNXT_ULP_ACT_HID_6d92 = 0x6d92,\n+\tBNXT_ULP_ACT_HID_24e6 = 0x24e6,\n+\tBNXT_ULP_ACT_HID_02e6 = 0x02e6,\n+\tBNXT_ULP_ACT_HID_6906 = 0x6906,\n+\tBNXT_ULP_ACT_HID_205a = 0x205a,\n+\tBNXT_ULP_ACT_HID_316a = 0x316a,\n+\tBNXT_ULP_ACT_HID_7582 = 0x7582,\n+\tBNXT_ULP_ACT_HID_2cd6 = 0x2cd6,\n+\tBNXT_ULP_ACT_HID_0ad6 = 0x0ad6,\n+\tBNXT_ULP_ACT_HID_70f6 = 0x70f6,\n+\tBNXT_ULP_ACT_HID_284a = 0x284a,\n+\tBNXT_ULP_ACT_HID_395a = 0x395a,\n+\tBNXT_ULP_ACT_HID_7592 = 0x7592,\n+\tBNXT_ULP_ACT_HID_2ce6 = 0x2ce6,\n+\tBNXT_ULP_ACT_HID_0ae6 = 0x0ae6,\n+\tBNXT_ULP_ACT_HID_7106 = 0x7106,\n+\tBNXT_ULP_ACT_HID_285a = 0x285a,\n+\tBNXT_ULP_ACT_HID_396a = 0x396a,\n+\tBNXT_ULP_ACT_HID_0020 = 0x0020,\n+\tBNXT_ULP_ACT_HID_0030 = 0x0030,\n+\tBNXT_ULP_ACT_HID_65d4 = 0x65d4,\n+\tBNXT_ULP_ACT_HID_65e4 = 0x65e4,\n+\tBNXT_ULP_ACT_HID_330a = 0x330a,\n+\tBNXT_ULP_ACT_HID_331a = 0x331a,\n+\tBNXT_ULP_ACT_HID_1cfe = 0x1cfe,\n+\tBNXT_ULP_ACT_HID_1d0e = 0x1d0e,\n+\tBNXT_ULP_ACT_HID_1474 = 0x1474,\n+\tBNXT_ULP_ACT_HID_4838 = 0x4838,\n+\tBNXT_ULP_ACT_HID_6458 = 0x6458,\n+\tBNXT_ULP_ACT_HID_1c68 = 0x1c68,\n+\tBNXT_ULP_ACT_HID_6c34 = 0x6c34,\n+\tBNXT_ULP_ACT_HID_5d08 = 0x5d08,\n+\tBNXT_ULP_ACT_HID_5d10 = 0x5d10,\n+\tBNXT_ULP_ACT_HID_5d20 = 0x5d20,\n+\tBNXT_ULP_ACT_HID_2e18 = 0x2e18,\n+\tBNXT_ULP_ACT_HID_29d4 = 0x29d4,\n+\tBNXT_ULP_ACT_HID_7690 = 0x7690,\n+\tBNXT_ULP_ACT_HID_47a0 = 0x47a0,\n+\tBNXT_ULP_ACT_HID_435c = 0x435c,\n+\tBNXT_ULP_ACT_HID_5d18 = 0x5d18,\n+\tBNXT_ULP_ACT_HID_2e28 = 0x2e28,\n+\tBNXT_ULP_ACT_HID_29e4 = 0x29e4,\n+\tBNXT_ULP_ACT_HID_76a0 = 0x76a0,\n+\tBNXT_ULP_ACT_HID_47b0 = 0x47b0,\n+\tBNXT_ULP_ACT_HID_436c = 0x436c,\n+\tBNXT_ULP_ACT_HID_1436 = 0x1436,\n+\tBNXT_ULP_ACT_HID_143e = 0x143e,\n+\tBNXT_ULP_ACT_HID_144e = 0x144e,\n+\tBNXT_ULP_ACT_HID_6102 = 0x6102,\n+\tBNXT_ULP_ACT_HID_5cbe = 0x5cbe,\n+\tBNXT_ULP_ACT_HID_2dbe = 0x2dbe,\n+\tBNXT_ULP_ACT_HID_7a8a = 0x7a8a,\n+\tBNXT_ULP_ACT_HID_7646 = 0x7646,\n+\tBNXT_ULP_ACT_HID_1446 = 0x1446,\n+\tBNXT_ULP_ACT_HID_6112 = 0x6112,\n+\tBNXT_ULP_ACT_HID_5cce = 0x5cce,\n+\tBNXT_ULP_ACT_HID_2dce = 0x2dce,\n+\tBNXT_ULP_ACT_HID_7a9a = 0x7a9a,\n+\tBNXT_ULP_ACT_HID_7656 = 0x7656,\n+\tBNXT_ULP_ACT_HID_6508 = 0x6508,\n+\tBNXT_ULP_ACT_HID_6d08 = 0x6d08,\n+\tBNXT_ULP_ACT_HID_7508 = 0x7508,\n+\tBNXT_ULP_ACT_HID_6518 = 0x6518,\n+\tBNXT_ULP_ACT_HID_6d18 = 0x6d18,\n+\tBNXT_ULP_ACT_HID_7518 = 0x7518,\n+\tBNXT_ULP_ACT_HID_6e18 = 0x6e18,\n+\tBNXT_ULP_ACT_HID_256c = 0x256c,\n+\tBNXT_ULP_ACT_HID_036c = 0x036c,\n+\tBNXT_ULP_ACT_HID_698c = 0x698c,\n+\tBNXT_ULP_ACT_HID_20e0 = 0x20e0,\n+\tBNXT_ULP_ACT_HID_31f0 = 0x31f0,\n+\tBNXT_ULP_ACT_HID_7618 = 0x7618,\n+\tBNXT_ULP_ACT_HID_2d6c = 0x2d6c,\n+\tBNXT_ULP_ACT_HID_0b6c = 0x0b6c,\n+\tBNXT_ULP_ACT_HID_718c = 0x718c,\n+\tBNXT_ULP_ACT_HID_28e0 = 0x28e0,\n+\tBNXT_ULP_ACT_HID_39f0 = 0x39f0,\n+\tBNXT_ULP_ACT_HID_025c = 0x025c,\n+\tBNXT_ULP_ACT_HID_356c = 0x356c,\n+\tBNXT_ULP_ACT_HID_136c = 0x136c,\n+\tBNXT_ULP_ACT_HID_798c = 0x798c,\n+\tBNXT_ULP_ACT_HID_30e0 = 0x30e0,\n+\tBNXT_ULP_ACT_HID_41f0 = 0x41f0,\n+\tBNXT_ULP_ACT_HID_0a5c = 0x0a5c,\n+\tBNXT_ULP_ACT_HID_3d6c = 0x3d6c,\n+\tBNXT_ULP_ACT_HID_1b6c = 0x1b6c,\n+\tBNXT_ULP_ACT_HID_05d0 = 0x05d0,\n+\tBNXT_ULP_ACT_HID_38e0 = 0x38e0,\n+\tBNXT_ULP_ACT_HID_49f0 = 0x49f0,\n+\tBNXT_ULP_ACT_HID_6e28 = 0x6e28,\n+\tBNXT_ULP_ACT_HID_257c = 0x257c,\n+\tBNXT_ULP_ACT_HID_037c = 0x037c,\n+\tBNXT_ULP_ACT_HID_699c = 0x699c,\n+\tBNXT_ULP_ACT_HID_20f0 = 0x20f0,\n+\tBNXT_ULP_ACT_HID_3200 = 0x3200,\n+\tBNXT_ULP_ACT_HID_7628 = 0x7628,\n+\tBNXT_ULP_ACT_HID_2d7c = 0x2d7c,\n+\tBNXT_ULP_ACT_HID_0b7c = 0x0b7c,\n+\tBNXT_ULP_ACT_HID_719c = 0x719c,\n+\tBNXT_ULP_ACT_HID_28f0 = 0x28f0,\n+\tBNXT_ULP_ACT_HID_3a00 = 0x3a00,\n+\tBNXT_ULP_ACT_HID_026c = 0x026c,\n+\tBNXT_ULP_ACT_HID_357c = 0x357c,\n+\tBNXT_ULP_ACT_HID_137c = 0x137c,\n+\tBNXT_ULP_ACT_HID_799c = 0x799c,\n+\tBNXT_ULP_ACT_HID_30f0 = 0x30f0,\n+\tBNXT_ULP_ACT_HID_4200 = 0x4200,\n+\tBNXT_ULP_ACT_HID_0a6c = 0x0a6c,\n+\tBNXT_ULP_ACT_HID_3d7c = 0x3d7c,\n+\tBNXT_ULP_ACT_HID_1b7c = 0x1b7c,\n+\tBNXT_ULP_ACT_HID_05e0 = 0x05e0,\n+\tBNXT_ULP_ACT_HID_38f0 = 0x38f0,\n+\tBNXT_ULP_ACT_HID_4a00 = 0x4a00,\n+\tBNXT_ULP_ACT_HID_0be4 = 0x0be4,\n+\tBNXT_ULP_ACT_HID_3ef4 = 0x3ef4,\n+\tBNXT_ULP_ACT_HID_1cf4 = 0x1cf4,\n+\tBNXT_ULP_ACT_HID_0758 = 0x0758,\n+\tBNXT_ULP_ACT_HID_3a68 = 0x3a68,\n+\tBNXT_ULP_ACT_HID_4b78 = 0x4b78,\n+\tBNXT_ULP_ACT_HID_0bf4 = 0x0bf4,\n+\tBNXT_ULP_ACT_HID_3f04 = 0x3f04,\n+\tBNXT_ULP_ACT_HID_1d04 = 0x1d04,\n+\tBNXT_ULP_ACT_HID_0768 = 0x0768,\n+\tBNXT_ULP_ACT_HID_3a78 = 0x3a78,\n+\tBNXT_ULP_ACT_HID_4b88 = 0x4b88,\n+\tBNXT_ULP_ACT_HID_46f4 = 0x46f4,\n+\tBNXT_ULP_ACT_HID_24f4 = 0x24f4,\n+\tBNXT_ULP_ACT_HID_0f58 = 0x0f58,\n+\tBNXT_ULP_ACT_HID_13e4 = 0x13e4,\n+\tBNXT_ULP_ACT_HID_4268 = 0x4268,\n+\tBNXT_ULP_ACT_HID_5378 = 0x5378,\n+\tBNXT_ULP_ACT_HID_13f4 = 0x13f4,\n+\tBNXT_ULP_ACT_HID_4704 = 0x4704,\n+\tBNXT_ULP_ACT_HID_2504 = 0x2504,\n+\tBNXT_ULP_ACT_HID_0f68 = 0x0f68,\n+\tBNXT_ULP_ACT_HID_4278 = 0x4278,\n+\tBNXT_ULP_ACT_HID_5388 = 0x5388,\n+\tBNXT_ULP_ACT_HID_1be4 = 0x1be4,\n+\tBNXT_ULP_ACT_HID_4ef4 = 0x4ef4,\n+\tBNXT_ULP_ACT_HID_2cf4 = 0x2cf4,\n+\tBNXT_ULP_ACT_HID_1758 = 0x1758,\n+\tBNXT_ULP_ACT_HID_4a68 = 0x4a68,\n+\tBNXT_ULP_ACT_HID_5b78 = 0x5b78,\n+\tBNXT_ULP_ACT_HID_1bf4 = 0x1bf4,\n+\tBNXT_ULP_ACT_HID_4f04 = 0x4f04,\n+\tBNXT_ULP_ACT_HID_2d04 = 0x2d04,\n+\tBNXT_ULP_ACT_HID_1768 = 0x1768,\n+\tBNXT_ULP_ACT_HID_4a78 = 0x4a78,\n+\tBNXT_ULP_ACT_HID_5b88 = 0x5b88,\n+\tBNXT_ULP_ACT_HID_23e4 = 0x23e4,\n+\tBNXT_ULP_ACT_HID_56f4 = 0x56f4,\n+\tBNXT_ULP_ACT_HID_34f4 = 0x34f4,\n+\tBNXT_ULP_ACT_HID_1f58 = 0x1f58,\n+\tBNXT_ULP_ACT_HID_5268 = 0x5268,\n+\tBNXT_ULP_ACT_HID_6378 = 0x6378,\n+\tBNXT_ULP_ACT_HID_23f4 = 0x23f4,\n+\tBNXT_ULP_ACT_HID_5704 = 0x5704,\n+\tBNXT_ULP_ACT_HID_3504 = 0x3504,\n+\tBNXT_ULP_ACT_HID_1f68 = 0x1f68,\n+\tBNXT_ULP_ACT_HID_5278 = 0x5278,\n+\tBNXT_ULP_ACT_HID_6388 = 0x6388,\n+\tBNXT_ULP_ACT_HID_1c36 = 0x1c36,\n+\tBNXT_ULP_ACT_HID_2436 = 0x2436,\n+\tBNXT_ULP_ACT_HID_2c36 = 0x2c36,\n+\tBNXT_ULP_ACT_HID_1c46 = 0x1c46,\n+\tBNXT_ULP_ACT_HID_2446 = 0x2446,\n+\tBNXT_ULP_ACT_HID_2c46 = 0x2c46,\n+\tBNXT_ULP_ACT_HID_2546 = 0x2546,\n+\tBNXT_ULP_ACT_HID_5856 = 0x5856,\n+\tBNXT_ULP_ACT_HID_3656 = 0x3656,\n+\tBNXT_ULP_ACT_HID_20ba = 0x20ba,\n+\tBNXT_ULP_ACT_HID_53ca = 0x53ca,\n+\tBNXT_ULP_ACT_HID_64da = 0x64da,\n+\tBNXT_ULP_ACT_HID_2d46 = 0x2d46,\n+\tBNXT_ULP_ACT_HID_6056 = 0x6056,\n+\tBNXT_ULP_ACT_HID_3e56 = 0x3e56,\n+\tBNXT_ULP_ACT_HID_28ba = 0x28ba,\n+\tBNXT_ULP_ACT_HID_5bca = 0x5bca,\n+\tBNXT_ULP_ACT_HID_6cda = 0x6cda,\n+\tBNXT_ULP_ACT_HID_3546 = 0x3546,\n+\tBNXT_ULP_ACT_HID_6856 = 0x6856,\n+\tBNXT_ULP_ACT_HID_4656 = 0x4656,\n+\tBNXT_ULP_ACT_HID_30ba = 0x30ba,\n+\tBNXT_ULP_ACT_HID_63ca = 0x63ca,\n+\tBNXT_ULP_ACT_HID_74da = 0x74da,\n+\tBNXT_ULP_ACT_HID_3d46 = 0x3d46,\n+\tBNXT_ULP_ACT_HID_7056 = 0x7056,\n+\tBNXT_ULP_ACT_HID_4e56 = 0x4e56,\n+\tBNXT_ULP_ACT_HID_38ba = 0x38ba,\n+\tBNXT_ULP_ACT_HID_6bca = 0x6bca,\n+\tBNXT_ULP_ACT_HID_011e = 0x011e,\n+\tBNXT_ULP_ACT_HID_2556 = 0x2556,\n+\tBNXT_ULP_ACT_HID_5866 = 0x5866,\n+\tBNXT_ULP_ACT_HID_3666 = 0x3666,\n+\tBNXT_ULP_ACT_HID_20ca = 0x20ca,\n+\tBNXT_ULP_ACT_HID_53da = 0x53da,\n+\tBNXT_ULP_ACT_HID_64ea = 0x64ea,\n+\tBNXT_ULP_ACT_HID_2d56 = 0x2d56,\n+\tBNXT_ULP_ACT_HID_6066 = 0x6066,\n+\tBNXT_ULP_ACT_HID_3e66 = 0x3e66,\n+\tBNXT_ULP_ACT_HID_28ca = 0x28ca,\n+\tBNXT_ULP_ACT_HID_5bda = 0x5bda,\n+\tBNXT_ULP_ACT_HID_6cea = 0x6cea,\n+\tBNXT_ULP_ACT_HID_3556 = 0x3556,\n+\tBNXT_ULP_ACT_HID_6866 = 0x6866,\n+\tBNXT_ULP_ACT_HID_4666 = 0x4666,\n+\tBNXT_ULP_ACT_HID_30ca = 0x30ca,\n+\tBNXT_ULP_ACT_HID_63da = 0x63da,\n+\tBNXT_ULP_ACT_HID_74ea = 0x74ea,\n+\tBNXT_ULP_ACT_HID_3d56 = 0x3d56,\n+\tBNXT_ULP_ACT_HID_7066 = 0x7066,\n+\tBNXT_ULP_ACT_HID_4e66 = 0x4e66,\n+\tBNXT_ULP_ACT_HID_38ca = 0x38ca,\n+\tBNXT_ULP_ACT_HID_6bda = 0x6bda,\n+\tBNXT_ULP_ACT_HID_012e = 0x012e,\n+\tBNXT_ULP_ACT_HID_3ece = 0x3ece,\n+\tBNXT_ULP_ACT_HID_71de = 0x71de,\n+\tBNXT_ULP_ACT_HID_4fde = 0x4fde,\n+\tBNXT_ULP_ACT_HID_3a42 = 0x3a42,\n+\tBNXT_ULP_ACT_HID_6d52 = 0x6d52,\n+\tBNXT_ULP_ACT_HID_02a6 = 0x02a6,\n+\tBNXT_ULP_ACT_HID_3ede = 0x3ede,\n+\tBNXT_ULP_ACT_HID_71ee = 0x71ee,\n+\tBNXT_ULP_ACT_HID_4fee = 0x4fee,\n+\tBNXT_ULP_ACT_HID_3a52 = 0x3a52,\n+\tBNXT_ULP_ACT_HID_6d62 = 0x6d62,\n+\tBNXT_ULP_ACT_HID_02b6 = 0x02b6,\n+\tBNXT_ULP_ACT_HID_79de = 0x79de,\n+\tBNXT_ULP_ACT_HID_57de = 0x57de,\n+\tBNXT_ULP_ACT_HID_4242 = 0x4242,\n+\tBNXT_ULP_ACT_HID_46ce = 0x46ce,\n+\tBNXT_ULP_ACT_HID_7552 = 0x7552,\n+\tBNXT_ULP_ACT_HID_0aa6 = 0x0aa6,\n+\tBNXT_ULP_ACT_HID_46de = 0x46de,\n+\tBNXT_ULP_ACT_HID_79ee = 0x79ee,\n+\tBNXT_ULP_ACT_HID_57ee = 0x57ee,\n+\tBNXT_ULP_ACT_HID_4252 = 0x4252,\n+\tBNXT_ULP_ACT_HID_7562 = 0x7562,\n+\tBNXT_ULP_ACT_HID_0ab6 = 0x0ab6,\n+\tBNXT_ULP_ACT_HID_4ece = 0x4ece,\n \tBNXT_ULP_ACT_HID_0622 = 0x0622,\n-\tBNXT_ULP_ACT_HID_0454 = 0x0454,\n-\tBNXT_ULP_ACT_HID_0064 = 0x0064,\n-\tBNXT_ULP_ACT_HID_0614 = 0x0614,\n-\tBNXT_ULP_ACT_HID_0615 = 0x0615,\n-\tBNXT_ULP_ACT_HID_02ab = 0x02ab,\n-\tBNXT_ULP_ACT_HID_0056 = 0x0056,\n-\tBNXT_ULP_ACT_HID_0624 = 0x0624,\n-\tBNXT_ULP_ACT_HID_0456 = 0x0456,\n-\tBNXT_ULP_ACT_HID_0066 = 0x0066,\n-\tBNXT_ULP_ACT_HID_048d = 0x048d,\n-\tBNXT_ULP_ACT_HID_048f = 0x048f,\n-\tBNXT_ULP_ACT_HID_04bc = 0x04bc,\n-\tBNXT_ULP_ACT_HID_00a9 = 0x00a9,\n-\tBNXT_ULP_ACT_HID_020f = 0x020f,\n-\tBNXT_ULP_ACT_HID_0153 = 0x0153,\n-\tBNXT_ULP_ACT_HID_04a9 = 0x04a9,\n-\tBNXT_ULP_ACT_HID_01fc = 0x01fc,\n-\tBNXT_ULP_ACT_HID_04be = 0x04be,\n-\tBNXT_ULP_ACT_HID_00ab = 0x00ab,\n-\tBNXT_ULP_ACT_HID_0211 = 0x0211,\n-\tBNXT_ULP_ACT_HID_0155 = 0x0155,\n-\tBNXT_ULP_ACT_HID_04ab = 0x04ab,\n-\tBNXT_ULP_ACT_HID_01fe = 0x01fe,\n-\tBNXT_ULP_ACT_HID_0667 = 0x0667,\n-\tBNXT_ULP_ACT_HID_0254 = 0x0254,\n-\tBNXT_ULP_ACT_HID_03ba = 0x03ba,\n-\tBNXT_ULP_ACT_HID_02fe = 0x02fe,\n-\tBNXT_ULP_ACT_HID_0654 = 0x0654,\n-\tBNXT_ULP_ACT_HID_03a7 = 0x03a7,\n-\tBNXT_ULP_ACT_HID_0669 = 0x0669,\n-\tBNXT_ULP_ACT_HID_0256 = 0x0256,\n-\tBNXT_ULP_ACT_HID_03bc = 0x03bc,\n-\tBNXT_ULP_ACT_HID_0300 = 0x0300,\n-\tBNXT_ULP_ACT_HID_0656 = 0x0656,\n-\tBNXT_ULP_ACT_HID_03a9 = 0x03a9,\n-\tBNXT_ULP_ACT_HID_021b = 0x021b,\n-\tBNXT_ULP_ACT_HID_021c = 0x021c,\n-\tBNXT_ULP_ACT_HID_021e = 0x021e,\n-\tBNXT_ULP_ACT_HID_063f = 0x063f,\n-\tBNXT_ULP_ACT_HID_0510 = 0x0510,\n-\tBNXT_ULP_ACT_HID_03c6 = 0x03c6,\n-\tBNXT_ULP_ACT_HID_0082 = 0x0082,\n-\tBNXT_ULP_ACT_HID_06bb = 0x06bb,\n-\tBNXT_ULP_ACT_HID_021d = 0x021d,\n-\tBNXT_ULP_ACT_HID_0641 = 0x0641,\n-\tBNXT_ULP_ACT_HID_0512 = 0x0512,\n-\tBNXT_ULP_ACT_HID_03c8 = 0x03c8,\n-\tBNXT_ULP_ACT_HID_0084 = 0x0084,\n-\tBNXT_ULP_ACT_HID_06bd = 0x06bd,\n-\tBNXT_ULP_ACT_HID_06d7 = 0x06d7,\n-\tBNXT_ULP_ACT_HID_02c4 = 0x02c4,\n-\tBNXT_ULP_ACT_HID_042a = 0x042a,\n-\tBNXT_ULP_ACT_HID_036e = 0x036e,\n-\tBNXT_ULP_ACT_HID_06c4 = 0x06c4,\n-\tBNXT_ULP_ACT_HID_0417 = 0x0417,\n-\tBNXT_ULP_ACT_HID_06d9 = 0x06d9,\n-\tBNXT_ULP_ACT_HID_02c6 = 0x02c6,\n-\tBNXT_ULP_ACT_HID_042c = 0x042c,\n-\tBNXT_ULP_ACT_HID_0370 = 0x0370,\n-\tBNXT_ULP_ACT_HID_06c6 = 0x06c6,\n-\tBNXT_ULP_ACT_HID_0419 = 0x0419,\n-\tBNXT_ULP_ACT_HID_0119 = 0x0119,\n-\tBNXT_ULP_ACT_HID_046f = 0x046f,\n-\tBNXT_ULP_ACT_HID_05d5 = 0x05d5,\n-\tBNXT_ULP_ACT_HID_0519 = 0x0519,\n-\tBNXT_ULP_ACT_HID_0106 = 0x0106,\n-\tBNXT_ULP_ACT_HID_05c2 = 0x05c2,\n-\tBNXT_ULP_ACT_HID_011b = 0x011b,\n-\tBNXT_ULP_ACT_HID_0471 = 0x0471,\n-\tBNXT_ULP_ACT_HID_05d7 = 0x05d7,\n-\tBNXT_ULP_ACT_HID_051b = 0x051b,\n-\tBNXT_ULP_ACT_HID_0108 = 0x0108,\n-\tBNXT_ULP_ACT_HID_05c4 = 0x05c4,\n-\tBNXT_ULP_ACT_HID_00a2 = 0x00a2,\n-\tBNXT_ULP_ACT_HID_00a4 = 0x00a4\n+\tBNXT_ULP_ACT_HID_5fde = 0x5fde,\n+\tBNXT_ULP_ACT_HID_4a42 = 0x4a42,\n+\tBNXT_ULP_ACT_HID_0196 = 0x0196,\n+\tBNXT_ULP_ACT_HID_12a6 = 0x12a6,\n+\tBNXT_ULP_ACT_HID_4ede = 0x4ede,\n+\tBNXT_ULP_ACT_HID_0632 = 0x0632,\n+\tBNXT_ULP_ACT_HID_5fee = 0x5fee,\n+\tBNXT_ULP_ACT_HID_4a52 = 0x4a52,\n+\tBNXT_ULP_ACT_HID_01a6 = 0x01a6,\n+\tBNXT_ULP_ACT_HID_12b6 = 0x12b6,\n+\tBNXT_ULP_ACT_HID_56ce = 0x56ce,\n+\tBNXT_ULP_ACT_HID_0e22 = 0x0e22,\n+\tBNXT_ULP_ACT_HID_67de = 0x67de,\n+\tBNXT_ULP_ACT_HID_5242 = 0x5242,\n+\tBNXT_ULP_ACT_HID_0996 = 0x0996,\n+\tBNXT_ULP_ACT_HID_1aa6 = 0x1aa6,\n+\tBNXT_ULP_ACT_HID_56de = 0x56de,\n+\tBNXT_ULP_ACT_HID_0e32 = 0x0e32,\n+\tBNXT_ULP_ACT_HID_67ee = 0x67ee,\n+\tBNXT_ULP_ACT_HID_5252 = 0x5252,\n+\tBNXT_ULP_ACT_HID_09a6 = 0x09a6,\n+\tBNXT_ULP_ACT_HID_1ab6 = 0x1ab6,\n+\tBNXT_ULP_ACT_HID_31d0 = 0x31d0,\n+\tBNXT_ULP_ACT_HID_31e0 = 0x31e0,\n+\tBNXT_ULP_ACT_HID_39d0 = 0x39d0,\n+\tBNXT_ULP_ACT_HID_39e0 = 0x39e0,\n+\tBNXT_ULP_ACT_HID_41d0 = 0x41d0,\n+\tBNXT_ULP_ACT_HID_41e0 = 0x41e0,\n+\tBNXT_ULP_ACT_HID_49d0 = 0x49d0,\n+\tBNXT_ULP_ACT_HID_49e0 = 0x49e0,\n+\tBNXT_ULP_ACT_HID_64ba = 0x64ba,\n+\tBNXT_ULP_ACT_HID_64ca = 0x64ca,\n+\tBNXT_ULP_ACT_HID_6cba = 0x6cba,\n+\tBNXT_ULP_ACT_HID_6cca = 0x6cca,\n+\tBNXT_ULP_ACT_HID_74ba = 0x74ba,\n+\tBNXT_ULP_ACT_HID_74ca = 0x74ca,\n+\tBNXT_ULP_ACT_HID_00fe = 0x00fe,\n+\tBNXT_ULP_ACT_HID_010e = 0x010e,\n+\tBNXT_ULP_ACT_HID_331c = 0x331c,\n+\tBNXT_ULP_ACT_HID_332c = 0x332c,\n+\tBNXT_ULP_ACT_HID_6706 = 0x6706,\n+\tBNXT_ULP_ACT_HID_6716 = 0x6716,\n+\tBNXT_ULP_ACT_HID_1b6d = 0x1b6d,\n+\tBNXT_ULP_ACT_HID_1b7d = 0x1b7d,\n+\tBNXT_ULP_ACT_HID_641a = 0x641a\n };\n \n enum bnxt_ulp_df_tpl {\ndiff --git a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_field.h b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_field.h\nindex 0a5c7e3d6e..73cd7762e5 100644\n--- a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_field.h\n+++ b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_field.h\n@@ -1,16 +1,18 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n-/* date: Fri Aug  6 11:15:47 2021 */\n-\n #ifndef ULP_HDR_FIELD_ENUMS_H_\n #define ULP_HDR_FIELD_ENUMS_H_\n \n enum bnxt_ulp_glb_hf {\n \tBNXT_ULP_GLB_HF_ID_WM,\n \tBNXT_ULP_GLB_HF_ID_SVIF_INDEX,\n+\tBNXT_ULP_GLB_HF_ID_O_ECPRI_TYPE,\n+\tBNXT_ULP_GLB_HF_ID_I_ECPRI_TYPE,\n+\tBNXT_ULP_GLB_HF_ID_O_ECPRI_ID,\n+\tBNXT_ULP_GLB_HF_ID_I_ECPRI_ID,\n \tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC,\n \tBNXT_ULP_GLB_HF_ID_I_ETH_DMAC,\n \tBNXT_ULP_GLB_HF_ID_O_ETH_SMAC,\n@@ -65,6 +67,20 @@ enum bnxt_ulp_glb_hf {\n \tBNXT_ULP_GLB_HF_ID_I_IPV6_SRC_ADDR,\n \tBNXT_ULP_GLB_HF_ID_O_IPV6_DST_ADDR,\n \tBNXT_ULP_GLB_HF_ID_I_IPV6_DST_ADDR,\n+\tBNXT_ULP_GLB_HF_ID_O_SRV6_NEXT_HDR,\n+\tBNXT_ULP_GLB_HF_ID_I_SRV6_NEXT_HDR,\n+\tBNXT_ULP_GLB_HF_ID_O_SRV6_HDR_LEN,\n+\tBNXT_ULP_GLB_HF_ID_I_SRV6_HDR_LEN,\n+\tBNXT_ULP_GLB_HF_ID_O_SRV6_ROUTING_TYPE,\n+\tBNXT_ULP_GLB_HF_ID_I_SRV6_ROUTING_TYPE,\n+\tBNXT_ULP_GLB_HF_ID_O_SRV6_SEG_LEFT,\n+\tBNXT_ULP_GLB_HF_ID_I_SRV6_SEG_LEFT,\n+\tBNXT_ULP_GLB_HF_ID_O_SRV6_LAST_ENTRY,\n+\tBNXT_ULP_GLB_HF_ID_I_SRV6_LAST_ENTRY,\n+\tBNXT_ULP_GLB_HF_ID_O_SRV6_FLAGS,\n+\tBNXT_ULP_GLB_HF_ID_I_SRV6_FLAGS,\n+\tBNXT_ULP_GLB_HF_ID_O_SRV6_TAG,\n+\tBNXT_ULP_GLB_HF_ID_I_SRV6_TAG,\n \tBNXT_ULP_GLB_HF_ID_O_TCP_SRC_PORT,\n \tBNXT_ULP_GLB_HF_ID_I_TCP_SRC_PORT,\n \tBNXT_ULP_GLB_HF_ID_O_TCP_DST_PORT,\n@@ -415,94 +431,80 @@ enum bnxt_ulp_hf_0_2_0_bitmask {\n \tBNXT_ULP_HF_0_2_0_BITMASK_O_ETH_DMAC          = 0x2000000000000000,\n \tBNXT_ULP_HF_0_2_0_BITMASK_O_ETH_SMAC          = 0x1000000000000000,\n \tBNXT_ULP_HF_0_2_0_BITMASK_O_ETH_TYPE          = 0x0800000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_VER          = 0x0400000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_TOS          = 0x0200000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_LEN          = 0x0100000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_FRAG_ID      = 0x0080000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_FRAG_OFF     = 0x0040000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_TTL          = 0x0020000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_PROTO_ID     = 0x0010000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_CSUM         = 0x0008000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_SRC_ADDR     = 0x0004000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV4_DST_ADDR     = 0x0002000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_UDP_SRC_PORT      = 0x0001000000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_UDP_DST_PORT      = 0x0000800000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_UDP_LENGTH        = 0x0000400000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_O_UDP_CSUM          = 0x0000200000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_T_VXLAN_FLAGS       = 0x0000100000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_T_VXLAN_RSVD0       = 0x0000080000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_T_VXLAN_VNI         = 0x0000040000000000,\n-\tBNXT_ULP_HF_0_2_0_BITMASK_T_VXLAN_RSVD1       = 0x0000020000000000\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV6_VER          = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV6_TC           = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV6_FLOW_LABEL   = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV6_PAYLOAD_LEN  = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV6_PROTO_ID     = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV6_TTL          = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV6_SRC_ADDR     = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_IPV6_DST_ADDR     = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_UDP_SRC_PORT      = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_UDP_DST_PORT      = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_UDP_LENGTH        = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_O_UDP_CSUM          = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_T_VXLAN_FLAGS       = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_T_VXLAN_RSVD0       = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_T_VXLAN_VNI         = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_0_BITMASK_T_VXLAN_RSVD1       = 0x0000080000000000\n };\n \n enum bnxt_ulp_hf_0_2_1_bitmask {\n \tBNXT_ULP_HF_0_2_1_BITMASK_WM                  = 0x8000000000000000,\n \tBNXT_ULP_HF_0_2_1_BITMASK_SVIF_INDEX          = 0x4000000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_VER          = 0x2000000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_TOS          = 0x1000000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_LEN          = 0x0800000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_FRAG_ID      = 0x0400000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_FRAG_OFF     = 0x0200000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_TTL          = 0x0100000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_PROTO_ID     = 0x0080000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_CSUM         = 0x0040000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR     = 0x0020000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR     = 0x0010000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_SRC_PORT      = 0x0008000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT      = 0x0004000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_LENGTH        = 0x0002000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_CSUM          = 0x0001000000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_FLAGS       = 0x0000800000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_RSVD0       = 0x0000400000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI         = 0x0000200000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_RSVD1       = 0x0000100000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_DMAC          = 0x0000080000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_SMAC          = 0x0000040000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_I_ETH_TYPE          = 0x0000020000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_VER          = 0x0000010000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_TC           = 0x0000008000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_FLOW_LABEL   = 0x0000004000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_PAYLOAD_LEN  = 0x0000002000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_PROTO_ID     = 0x0000001000000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_TTL          = 0x0000000800000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_SRC_ADDR     = 0x0000000400000000,\n-\tBNXT_ULP_HF_0_2_1_BITMASK_I_IPV6_DST_ADDR     = 0x0000000200000000\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_ETH_DMAC          = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_ETH_SMAC          = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_ETH_TYPE          = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_VER          = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_TOS          = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_LEN          = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_FRAG_ID      = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_FRAG_OFF     = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_TTL          = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_PROTO_ID     = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_CSUM         = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_SRC_ADDR     = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_IPV4_DST_ADDR     = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_SRC_PORT      = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_DST_PORT      = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_LENGTH        = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_O_UDP_CSUM          = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_FLAGS       = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_RSVD0       = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_VNI         = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_1_BITMASK_T_VXLAN_RSVD1       = 0x0000020000000000\n };\n \n enum bnxt_ulp_hf_0_2_2_bitmask {\n \tBNXT_ULP_HF_0_2_2_BITMASK_WM                  = 0x8000000000000000,\n \tBNXT_ULP_HF_0_2_2_BITMASK_SVIF_INDEX          = 0x4000000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_VER          = 0x2000000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_TOS          = 0x1000000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_LEN          = 0x0800000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_FRAG_ID      = 0x0400000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_FRAG_OFF     = 0x0200000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_TTL          = 0x0100000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_PROTO_ID     = 0x0080000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_CSUM         = 0x0040000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_SRC_ADDR     = 0x0020000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV4_DST_ADDR     = 0x0010000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_SRC_PORT      = 0x0008000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT      = 0x0004000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_LENGTH        = 0x0002000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_CSUM          = 0x0001000000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_FLAGS       = 0x0000800000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_RSVD0       = 0x0000400000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI         = 0x0000200000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_RSVD1       = 0x0000100000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC          = 0x0000080000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC          = 0x0000040000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_TYPE          = 0x0000020000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_VER          = 0x0000010000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_TOS          = 0x0000008000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_LEN          = 0x0000004000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_FRAG_ID      = 0x0000002000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_FRAG_OFF     = 0x0000001000000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_TTL          = 0x0000000800000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_PROTO_ID     = 0x0000000400000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_CSUM         = 0x0000000200000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_SRC_ADDR     = 0x0000000100000000,\n-\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV4_DST_ADDR     = 0x0000000080000000\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_VER          = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_TC           = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_FLOW_LABEL   = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_PAYLOAD_LEN  = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_PROTO_ID     = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_TTL          = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_SRC_ADDR     = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_IPV6_DST_ADDR     = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_SRC_PORT      = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_DST_PORT      = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_LENGTH        = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_O_UDP_CSUM          = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_FLAGS       = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_RSVD0       = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_VNI         = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_T_VXLAN_RSVD1       = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_DMAC          = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_SMAC          = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_I_ETH_TYPE          = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_VER          = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_TC           = 0x0000020000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_FLOW_LABEL   = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_PAYLOAD_LEN  = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_PROTO_ID     = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_TTL          = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_SRC_ADDR     = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_2_BITMASK_I_IPV6_DST_ADDR     = 0x0000000800000000\n };\n \n enum bnxt_ulp_hf_0_2_3_bitmask {\n@@ -536,61 +538,41 @@ enum bnxt_ulp_hf_0_2_3_bitmask {\n \tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_PROTO_ID     = 0x0000001000000000,\n \tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_TTL          = 0x0000000800000000,\n \tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_SRC_ADDR     = 0x0000000400000000,\n-\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR     = 0x0000000200000000,\n-\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SRC_PORT      = 0x0000000100000000,\n-\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DST_PORT      = 0x0000000080000000,\n-\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_SENT_SEQ      = 0x0000000040000000,\n-\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_RECV_ACK      = 0x0000000020000000,\n-\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_DATA_OFF      = 0x0000000010000000,\n-\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_TCP_FLAGS     = 0x0000000008000000,\n-\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_RX_WIN        = 0x0000000004000000,\n-\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_CSUM          = 0x0000000002000000,\n-\tBNXT_ULP_HF_0_2_3_BITMASK_I_TCP_URP           = 0x0000000001000000\n+\tBNXT_ULP_HF_0_2_3_BITMASK_I_IPV6_DST_ADDR     = 0x0000000200000000\n };\n \n enum bnxt_ulp_hf_0_2_4_bitmask {\n \tBNXT_ULP_HF_0_2_4_BITMASK_WM                  = 0x8000000000000000,\n \tBNXT_ULP_HF_0_2_4_BITMASK_SVIF_INDEX          = 0x4000000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_VER          = 0x2000000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_TOS          = 0x1000000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_LEN          = 0x0800000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_FRAG_ID      = 0x0400000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_FRAG_OFF     = 0x0200000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_TTL          = 0x0100000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_PROTO_ID     = 0x0080000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_CSUM         = 0x0040000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_SRC_ADDR     = 0x0020000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV4_DST_ADDR     = 0x0010000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_SRC_PORT      = 0x0008000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT      = 0x0004000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_LENGTH        = 0x0002000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_CSUM          = 0x0001000000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_FLAGS       = 0x0000800000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_RSVD0       = 0x0000400000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI         = 0x0000200000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_RSVD1       = 0x0000100000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC          = 0x0000080000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC          = 0x0000040000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_TYPE          = 0x0000020000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_VER          = 0x0000010000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_TOS          = 0x0000008000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_LEN          = 0x0000004000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_FRAG_ID      = 0x0000002000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_FRAG_OFF     = 0x0000001000000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_TTL          = 0x0000000800000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_PROTO_ID     = 0x0000000400000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_CSUM         = 0x0000000200000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR     = 0x0000000100000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR     = 0x0000000080000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SRC_PORT      = 0x0000000040000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DST_PORT      = 0x0000000020000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_SENT_SEQ      = 0x0000000010000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_RECV_ACK      = 0x0000000008000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_DATA_OFF      = 0x0000000004000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_TCP_FLAGS     = 0x0000000002000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_RX_WIN        = 0x0000000001000000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_CSUM          = 0x0000000000800000,\n-\tBNXT_ULP_HF_0_2_4_BITMASK_I_TCP_URP           = 0x0000000000400000\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_VER          = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_TC           = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_FLOW_LABEL   = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_PAYLOAD_LEN  = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_PROTO_ID     = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_TTL          = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_SRC_ADDR     = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_IPV6_DST_ADDR     = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_SRC_PORT      = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_DST_PORT      = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_LENGTH        = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_O_UDP_CSUM          = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_FLAGS       = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_RSVD0       = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_VNI         = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_T_VXLAN_RSVD1       = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_DMAC          = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_SMAC          = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_ETH_TYPE          = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_VER          = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_TOS          = 0x0000020000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_LEN          = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_FRAG_ID      = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_FRAG_OFF     = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_TTL          = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_PROTO_ID     = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_CSUM         = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_SRC_ADDR     = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_4_BITMASK_I_IPV4_DST_ADDR     = 0x0000000200000000\n };\n \n enum bnxt_ulp_hf_0_2_5_bitmask {\n@@ -617,58 +599,57 @@ enum bnxt_ulp_hf_0_2_5_bitmask {\n \tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_DMAC          = 0x0000080000000000,\n \tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_SMAC          = 0x0000040000000000,\n \tBNXT_ULP_HF_0_2_5_BITMASK_I_ETH_TYPE          = 0x0000020000000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_VER          = 0x0000010000000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_TC           = 0x0000008000000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_FLOW_LABEL   = 0x0000004000000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_PAYLOAD_LEN  = 0x0000002000000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_PROTO_ID     = 0x0000001000000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_TTL          = 0x0000000800000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_SRC_ADDR     = 0x0000000400000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV6_DST_ADDR     = 0x0000000200000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_SRC_PORT      = 0x0000000100000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_DST_PORT      = 0x0000000080000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_LENGTH        = 0x0000000040000000,\n-\tBNXT_ULP_HF_0_2_5_BITMASK_I_UDP_CSUM          = 0x0000000020000000\n+\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_VER          = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_TOS          = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_LEN          = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_FRAG_ID      = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_FRAG_OFF     = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_TTL          = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_PROTO_ID     = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_CSUM         = 0x0000000200000000,\n+\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_SRC_ADDR     = 0x0000000100000000,\n+\tBNXT_ULP_HF_0_2_5_BITMASK_I_IPV4_DST_ADDR     = 0x0000000080000000\n };\n \n enum bnxt_ulp_hf_0_2_6_bitmask {\n \tBNXT_ULP_HF_0_2_6_BITMASK_WM                  = 0x8000000000000000,\n \tBNXT_ULP_HF_0_2_6_BITMASK_SVIF_INDEX          = 0x4000000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_VER          = 0x2000000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_TOS          = 0x1000000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_LEN          = 0x0800000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_FRAG_ID      = 0x0400000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_FRAG_OFF     = 0x0200000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_TTL          = 0x0100000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_PROTO_ID     = 0x0080000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_CSUM         = 0x0040000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_SRC_ADDR     = 0x0020000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV4_DST_ADDR     = 0x0010000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_SRC_PORT      = 0x0008000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT      = 0x0004000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_LENGTH        = 0x0002000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_CSUM          = 0x0001000000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_FLAGS       = 0x0000800000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_RSVD0       = 0x0000400000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI         = 0x0000200000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_RSVD1       = 0x0000100000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC          = 0x0000080000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC          = 0x0000040000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_TYPE          = 0x0000020000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_VER          = 0x0000010000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_TOS          = 0x0000008000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_LEN          = 0x0000004000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_FRAG_ID      = 0x0000002000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_FRAG_OFF     = 0x0000001000000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_TTL          = 0x0000000800000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_PROTO_ID     = 0x0000000400000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_CSUM         = 0x0000000200000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_SRC_ADDR     = 0x0000000100000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV4_DST_ADDR     = 0x0000000080000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_SRC_PORT      = 0x0000000040000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_DST_PORT      = 0x0000000020000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_LENGTH        = 0x0000000010000000,\n-\tBNXT_ULP_HF_0_2_6_BITMASK_I_UDP_CSUM          = 0x0000000008000000\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_VER          = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_TC           = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_FLOW_LABEL   = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_PAYLOAD_LEN  = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_PROTO_ID     = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_TTL          = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_SRC_ADDR     = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_IPV6_DST_ADDR     = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_SRC_PORT      = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_DST_PORT      = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_LENGTH        = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_O_UDP_CSUM          = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_FLAGS       = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_RSVD0       = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_VNI         = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_T_VXLAN_RSVD1       = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_DMAC          = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_SMAC          = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_ETH_TYPE          = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_VER          = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_TC           = 0x0000020000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_FLOW_LABEL   = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_PAYLOAD_LEN  = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_PROTO_ID     = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_TTL          = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_SRC_ADDR     = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_IPV6_DST_ADDR     = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SRC_PORT      = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DST_PORT      = 0x0000000200000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_SENT_SEQ      = 0x0000000100000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_RECV_ACK      = 0x0000000080000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_DATA_OFF      = 0x0000000040000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_TCP_FLAGS     = 0x0000000020000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_RX_WIN        = 0x0000000010000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_CSUM          = 0x0000000008000000,\n+\tBNXT_ULP_HF_0_2_6_BITMASK_I_TCP_URP           = 0x0000000004000000\n };\n \n enum bnxt_ulp_hf_0_2_7_bitmask {\n@@ -695,21 +676,343 @@ enum bnxt_ulp_hf_0_2_7_bitmask {\n \tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_DMAC          = 0x0000080000000000,\n \tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_SMAC          = 0x0000040000000000,\n \tBNXT_ULP_HF_0_2_7_BITMASK_I_ETH_TYPE          = 0x0000020000000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_VER          = 0x0000010000000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_TOS          = 0x0000008000000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_LEN          = 0x0000004000000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_FRAG_ID      = 0x0000002000000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_FRAG_OFF     = 0x0000001000000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_TTL          = 0x0000000800000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_PROTO_ID     = 0x0000000400000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_CSUM         = 0x0000000200000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_SRC_ADDR     = 0x0000000100000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV4_DST_ADDR     = 0x0000000080000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_ICMP_TYPE         = 0x0000000040000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_ICMP_CODE         = 0x0000000020000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_ICMP_CSUM         = 0x0000000010000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_ICMP_IDENT        = 0x0000000008000000,\n-\tBNXT_ULP_HF_0_2_7_BITMASK_I_ICMP_SEQ_NUM      = 0x0000000004000000\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_VER          = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_TC           = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_FLOW_LABEL   = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_PAYLOAD_LEN  = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_PROTO_ID     = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_TTL          = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_SRC_ADDR     = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_IPV6_DST_ADDR     = 0x0000000200000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SRC_PORT      = 0x0000000100000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DST_PORT      = 0x0000000080000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_SENT_SEQ      = 0x0000000040000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_RECV_ACK      = 0x0000000020000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_DATA_OFF      = 0x0000000010000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_TCP_FLAGS     = 0x0000000008000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_RX_WIN        = 0x0000000004000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_CSUM          = 0x0000000002000000,\n+\tBNXT_ULP_HF_0_2_7_BITMASK_I_TCP_URP           = 0x0000000001000000\n+};\n+\n+enum bnxt_ulp_hf_0_2_8_bitmask {\n+\tBNXT_ULP_HF_0_2_8_BITMASK_WM                  = 0x8000000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_SVIF_INDEX          = 0x4000000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_VER          = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_TC           = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_FLOW_LABEL   = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_PAYLOAD_LEN  = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_PROTO_ID     = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_TTL          = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_SRC_ADDR     = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_IPV6_DST_ADDR     = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_SRC_PORT      = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_DST_PORT      = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_LENGTH        = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_O_UDP_CSUM          = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_FLAGS       = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_RSVD0       = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_VNI         = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_T_VXLAN_RSVD1       = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_DMAC          = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_SMAC          = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_ETH_TYPE          = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_VER          = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_TOS          = 0x0000020000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_LEN          = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_FRAG_ID      = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_FRAG_OFF     = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_TTL          = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_PROTO_ID     = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_CSUM         = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_SRC_ADDR     = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_IPV4_DST_ADDR     = 0x0000000200000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SRC_PORT      = 0x0000000100000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DST_PORT      = 0x0000000080000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_SENT_SEQ      = 0x0000000040000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_RECV_ACK      = 0x0000000020000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_DATA_OFF      = 0x0000000010000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_TCP_FLAGS     = 0x0000000008000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_RX_WIN        = 0x0000000004000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_CSUM          = 0x0000000002000000,\n+\tBNXT_ULP_HF_0_2_8_BITMASK_I_TCP_URP           = 0x0000000001000000\n+};\n+\n+enum bnxt_ulp_hf_0_2_9_bitmask {\n+\tBNXT_ULP_HF_0_2_9_BITMASK_WM                  = 0x8000000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_SVIF_INDEX          = 0x4000000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_VER          = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_TOS          = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_LEN          = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_FRAG_ID      = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_FRAG_OFF     = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_TTL          = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_PROTO_ID     = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_CSUM         = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_SRC_ADDR     = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_IPV4_DST_ADDR     = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_SRC_PORT      = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_DST_PORT      = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_LENGTH        = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_O_UDP_CSUM          = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_FLAGS       = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_RSVD0       = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_VNI         = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_T_VXLAN_RSVD1       = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_DMAC          = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_SMAC          = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_ETH_TYPE          = 0x0000020000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_VER          = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_TOS          = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_LEN          = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_FRAG_ID      = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_FRAG_OFF     = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_TTL          = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_PROTO_ID     = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_CSUM         = 0x0000000200000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_SRC_ADDR     = 0x0000000100000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_IPV4_DST_ADDR     = 0x0000000080000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SRC_PORT      = 0x0000000040000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DST_PORT      = 0x0000000020000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_SENT_SEQ      = 0x0000000010000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_RECV_ACK      = 0x0000000008000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_DATA_OFF      = 0x0000000004000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_TCP_FLAGS     = 0x0000000002000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_RX_WIN        = 0x0000000001000000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_CSUM          = 0x0000000000800000,\n+\tBNXT_ULP_HF_0_2_9_BITMASK_I_TCP_URP           = 0x0000000000400000\n+};\n+\n+enum bnxt_ulp_hf_0_2_10_bitmask {\n+\tBNXT_ULP_HF_0_2_10_BITMASK_WM                 = 0x8000000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_SVIF_INDEX         = 0x4000000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_VER         = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_TC          = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_FLOW_LABEL  = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_PAYLOAD_LEN = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_PROTO_ID    = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_TTL         = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_SRC_ADDR    = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_IPV6_DST_ADDR    = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_SRC_PORT     = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_DST_PORT     = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_LENGTH       = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_O_UDP_CSUM         = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_FLAGS      = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_RSVD0      = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_VNI        = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_T_VXLAN_RSVD1      = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_DMAC         = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_SMAC         = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_ETH_TYPE         = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_VER         = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_TC          = 0x0000020000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_FLOW_LABEL  = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_PAYLOAD_LEN = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_PROTO_ID    = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_TTL         = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_SRC_ADDR    = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_IPV6_DST_ADDR    = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_SRC_PORT     = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_DST_PORT     = 0x0000000200000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_LENGTH       = 0x0000000100000000,\n+\tBNXT_ULP_HF_0_2_10_BITMASK_I_UDP_CSUM         = 0x0000000080000000\n+};\n+\n+enum bnxt_ulp_hf_0_2_11_bitmask {\n+\tBNXT_ULP_HF_0_2_11_BITMASK_WM                 = 0x8000000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_SVIF_INDEX         = 0x4000000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_VER         = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_TOS         = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_LEN         = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_FRAG_ID     = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_FRAG_OFF    = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_TTL         = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_PROTO_ID    = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_CSUM        = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_SRC_ADDR    = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_IPV4_DST_ADDR    = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_SRC_PORT     = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_DST_PORT     = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_LENGTH       = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_O_UDP_CSUM         = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_FLAGS      = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_RSVD0      = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_VNI        = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_T_VXLAN_RSVD1      = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_DMAC         = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_SMAC         = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_ETH_TYPE         = 0x0000020000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_VER         = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_TC          = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_FLOW_LABEL  = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_PAYLOAD_LEN = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_PROTO_ID    = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_TTL         = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_SRC_ADDR    = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_IPV6_DST_ADDR    = 0x0000000200000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_SRC_PORT     = 0x0000000100000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_DST_PORT     = 0x0000000080000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_LENGTH       = 0x0000000040000000,\n+\tBNXT_ULP_HF_0_2_11_BITMASK_I_UDP_CSUM         = 0x0000000020000000\n+};\n+\n+enum bnxt_ulp_hf_0_2_12_bitmask {\n+\tBNXT_ULP_HF_0_2_12_BITMASK_WM                 = 0x8000000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_SVIF_INDEX         = 0x4000000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_VER         = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_TC          = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_FLOW_LABEL  = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_PAYLOAD_LEN = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_PROTO_ID    = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_TTL         = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_SRC_ADDR    = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_IPV6_DST_ADDR    = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_SRC_PORT     = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_DST_PORT     = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_LENGTH       = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_O_UDP_CSUM         = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_FLAGS      = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_RSVD0      = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_VNI        = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_T_VXLAN_RSVD1      = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_DMAC         = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_SMAC         = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_ETH_TYPE         = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_VER         = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_TOS         = 0x0000020000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_LEN         = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_FRAG_ID     = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_FRAG_OFF    = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_TTL         = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_PROTO_ID    = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_CSUM        = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_SRC_ADDR    = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_IPV4_DST_ADDR    = 0x0000000200000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_SRC_PORT     = 0x0000000100000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_DST_PORT     = 0x0000000080000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_LENGTH       = 0x0000000040000000,\n+\tBNXT_ULP_HF_0_2_12_BITMASK_I_UDP_CSUM         = 0x0000000020000000\n+};\n+\n+enum bnxt_ulp_hf_0_2_13_bitmask {\n+\tBNXT_ULP_HF_0_2_13_BITMASK_WM                 = 0x8000000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_SVIF_INDEX         = 0x4000000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_VER         = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_TOS         = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_LEN         = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_FRAG_ID     = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_FRAG_OFF    = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_TTL         = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_PROTO_ID    = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_CSUM        = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_SRC_ADDR    = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_IPV4_DST_ADDR    = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_SRC_PORT     = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_DST_PORT     = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_LENGTH       = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_O_UDP_CSUM         = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_FLAGS      = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_RSVD0      = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_VNI        = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_T_VXLAN_RSVD1      = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_DMAC         = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_SMAC         = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_ETH_TYPE         = 0x0000020000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_VER         = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_TOS         = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_LEN         = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_FRAG_ID     = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_FRAG_OFF    = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_TTL         = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_PROTO_ID    = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_CSUM        = 0x0000000200000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_SRC_ADDR    = 0x0000000100000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_IPV4_DST_ADDR    = 0x0000000080000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_SRC_PORT     = 0x0000000040000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_DST_PORT     = 0x0000000020000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_LENGTH       = 0x0000000010000000,\n+\tBNXT_ULP_HF_0_2_13_BITMASK_I_UDP_CSUM         = 0x0000000008000000\n+};\n+\n+enum bnxt_ulp_hf_0_2_14_bitmask {\n+\tBNXT_ULP_HF_0_2_14_BITMASK_WM                 = 0x8000000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_SVIF_INDEX         = 0x4000000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_VER         = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_TC          = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_FLOW_LABEL  = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_PAYLOAD_LEN = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_PROTO_ID    = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_TTL         = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_SRC_ADDR    = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_IPV6_DST_ADDR    = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_SRC_PORT     = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_DST_PORT     = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_LENGTH       = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_O_UDP_CSUM         = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_FLAGS      = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_RSVD0      = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_VNI        = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_T_VXLAN_RSVD1      = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_DMAC         = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_SMAC         = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_ETH_TYPE         = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_VER         = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_TOS         = 0x0000020000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_LEN         = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_FRAG_ID     = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_FRAG_OFF    = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_TTL         = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_PROTO_ID    = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_CSUM        = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_SRC_ADDR    = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_IPV4_DST_ADDR    = 0x0000000200000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_ICMP_TYPE        = 0x0000000100000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_ICMP_CODE        = 0x0000000080000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_ICMP_CSUM        = 0x0000000040000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_ICMP_IDENT       = 0x0000000020000000,\n+\tBNXT_ULP_HF_0_2_14_BITMASK_I_ICMP_SEQ_NUM     = 0x0000000010000000\n+};\n+\n+enum bnxt_ulp_hf_0_2_15_bitmask {\n+\tBNXT_ULP_HF_0_2_15_BITMASK_WM                 = 0x8000000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_SVIF_INDEX         = 0x4000000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_VER         = 0x2000000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_TOS         = 0x1000000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_LEN         = 0x0800000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_FRAG_ID     = 0x0400000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_FRAG_OFF    = 0x0200000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_TTL         = 0x0100000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_PROTO_ID    = 0x0080000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_CSUM        = 0x0040000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_SRC_ADDR    = 0x0020000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_IPV4_DST_ADDR    = 0x0010000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_SRC_PORT     = 0x0008000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_DST_PORT     = 0x0004000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_LENGTH       = 0x0002000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_O_UDP_CSUM         = 0x0001000000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_FLAGS      = 0x0000800000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_RSVD0      = 0x0000400000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_VNI        = 0x0000200000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_T_VXLAN_RSVD1      = 0x0000100000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_DMAC         = 0x0000080000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_SMAC         = 0x0000040000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_ETH_TYPE         = 0x0000020000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_VER         = 0x0000010000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_TOS         = 0x0000008000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_LEN         = 0x0000004000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_FRAG_ID     = 0x0000002000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_FRAG_OFF    = 0x0000001000000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_TTL         = 0x0000000800000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_PROTO_ID    = 0x0000000400000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_CSUM        = 0x0000000200000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_SRC_ADDR    = 0x0000000100000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_IPV4_DST_ADDR    = 0x0000000080000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_ICMP_TYPE        = 0x0000000040000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_ICMP_CODE        = 0x0000000020000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_ICMP_CSUM        = 0x0000000010000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_ICMP_IDENT       = 0x0000000008000000,\n+\tBNXT_ULP_HF_0_2_15_BITMASK_I_ICMP_SEQ_NUM     = 0x0000000004000000\n };\n \n enum bnxt_ulp_hf_0_3_0_bitmask {\ndiff --git a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_tbl.c b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_tbl.c\nindex 305e516a7f..4d325928e5 100644\n--- a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_tbl.c\n+++ b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_tbl.c\n@@ -1,10 +1,8 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n-/* date: Fri Nov 12 19:33:52 2021 */\n-\n #include \"ulp_template_db_enum.h\"\n #include \"ulp_template_db_field.h\"\n #include \"ulp_template_struct.h\"\n@@ -77,7 +75,7 @@ struct bnxt_ulp_generic_tbl_params ulp_generic_tbl_params[] = {\n \t.name                    = \"INGRESS GENERIC_TABLE_MAC_ADDR_CACHE\",\n \t.result_num_entries      = 512,\n \t.result_num_bytes        = 8,\n-\t.key_num_bytes           = 10,\n+\t.key_num_bytes           = 12,\n \t.num_buckets             = 8,\n \t.hash_tbl_entries        = 2048,\n \t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n@@ -87,7 +85,7 @@ struct bnxt_ulp_generic_tbl_params ulp_generic_tbl_params[] = {\n \t.name                    = \"EGRESS GENERIC_TABLE_MAC_ADDR_CACHE\",\n \t.result_num_entries      = 512,\n \t.result_num_bytes        = 8,\n-\t.key_num_bytes           = 10,\n+\t.key_num_bytes           = 12,\n \t.num_buckets             = 8,\n \t.hash_tbl_entries        = 2048,\n \t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n@@ -96,7 +94,7 @@ struct bnxt_ulp_generic_tbl_params ulp_generic_tbl_params[] = {\n \t\tBNXT_ULP_DIRECTION_INGRESS] = {\n \t.name                    = \"INGRESS GENERIC_TABLE_PORT_TABLE\",\n \t.result_num_entries      = 1024,\n-\t.result_num_bytes        = 19,\n+\t.result_num_bytes        = 21,\n \t.key_num_bytes           = 0,\n \t.num_buckets             = 0,\n \t.hash_tbl_entries        = 0,\n@@ -106,7 +104,7 @@ struct bnxt_ulp_generic_tbl_params ulp_generic_tbl_params[] = {\n \t\tBNXT_ULP_DIRECTION_EGRESS] = {\n \t.name                    = \"EGRESS GENERIC_TABLE_PORT_TABLE\",\n \t.result_num_entries      = 1024,\n-\t.result_num_bytes        = 19,\n+\t.result_num_bytes        = 21,\n \t.key_num_bytes           = 0,\n \t.num_buckets             = 0,\n \t.hash_tbl_entries        = 0,\n@@ -135,16 +133,16 @@ struct bnxt_ulp_generic_tbl_params ulp_generic_tbl_params[] = {\n \t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOURCE_PROPERTY_CACHE << 1 |\n \t\tBNXT_ULP_DIRECTION_INGRESS] = {\n \t.name                    = \"INGRESS GEN_TABLE_SOURCE_PROPERTY_CACHE\",\n-\t.result_num_entries      = 0,\n+\t.result_num_entries      = 4096,\n \t.result_num_bytes        = 6,\n \t.key_num_bytes           = 10,\n \t.num_buckets             = 4,\n-\t.hash_tbl_entries        = 0,\n+\t.hash_tbl_entries        = 8192,\n \t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n \t},\n \t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOURCE_PROPERTY_CACHE << 1 |\n \t\t\t\tBNXT_ULP_DIRECTION_EGRESS] = {\n-\t.name                    = \"INGRESS GEN_TABLE_SOURCE_PROPERTY_CACHE\",\n+\t.name                    = \"EGRESS GEN_TABLE_SOURCE_PROPERTY_CACHE\",\n \t.result_num_entries      = 128,\n \t.result_num_bytes        = 6,\n \t.key_num_bytes           = 10,\n@@ -152,6 +150,26 @@ struct bnxt_ulp_generic_tbl_params ulp_generic_tbl_params[] = {\n \t.hash_tbl_entries        = 512,\n \t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n \t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_L2_ENCAP_REC_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_INGRESS] = {\n+\t.name                    = \"INGRESS GEN_TABLE_L2_ENCAP_REC_CACHE\",\n+\t.result_num_entries      = 4096,\n+\t.result_num_bytes        = 6,\n+\t.key_num_bytes           = 14,\n+\t.num_buckets             = 4,\n+\t.hash_tbl_entries        = 8192,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_L2_ENCAP_REC_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_EGRESS] = {\n+\t.name                    = \"EGRESS GEN_TABLE_L2_ENCAP_REC_CACHE\",\n+\t.result_num_entries      = 0,\n+\t.result_num_bytes        = 6,\n+\t.key_num_bytes           = 14,\n+\t.num_buckets             = 4,\n+\t.hash_tbl_entries        = 0,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n \t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_VXLAN_ENCAP_REC_CACHE << 1 |\n \t\tBNXT_ULP_DIRECTION_INGRESS] = {\n \t.name                    = \"INGRESS GEN_TABLE_VXLAN_ENCAP_REC_CACHE\",\n@@ -191,6 +209,166 @@ struct bnxt_ulp_generic_tbl_params ulp_generic_tbl_params[] = {\n \t.num_buckets             = 0,\n \t.hash_tbl_entries        = 0,\n \t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOURCE_PROPERTY_IPV6_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_INGRESS] = {\n+\t.name                    = \"INGRESS GEN_TABLE_SOURCE_PROPERTY_IPV6_CACHE\",\n+\t.result_num_entries      = 0,\n+\t.result_num_bytes        = 6,\n+\t.key_num_bytes           = 22,\n+\t.num_buckets             = 4,\n+\t.hash_tbl_entries        = 0,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOURCE_PROPERTY_IPV6_CACHE << 1 |\n+\t\t\t\tBNXT_ULP_DIRECTION_EGRESS] = {\n+\t.name                    = \"EGRESS GEN_TABLE_SOURCE_PROPERTY_IPV6_CACHE\",\n+\t.result_num_entries      = 2048,\n+\t.result_num_bytes        = 6,\n+\t.key_num_bytes           = 22,\n+\t.num_buckets             = 4,\n+\t.hash_tbl_entries        = 8192,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_VXLAN_ENCAP_IPV6_REC_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_INGRESS] = {\n+\t.name                    = \"INGRESS GEN_TABLE_VXLAN_ENCAP_IPV6_REC_CACHE\",\n+\t.result_num_entries      = 0,\n+\t.result_num_bytes        = 6,\n+\t.key_num_bytes           = 29,\n+\t.num_buckets             = 8,\n+\t.hash_tbl_entries        = 0,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_VXLAN_ENCAP_IPV6_REC_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_EGRESS] = {\n+\t.name                    = \"EGRESS GEN_TABLE_VXLAN_ENCAP_IPV6_REC_CACHE\",\n+\t.result_num_entries      = 4096,\n+\t.result_num_bytes        = 6,\n+\t.key_num_bytes           = 29,\n+\t.num_buckets             = 8,\n+\t.hash_tbl_entries        = 16384,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SRV6_ENCAP_REC_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_INGRESS] = {\n+\t.name                    = \"INGRESS GEN_TABLE_SRV6_ENCAP_REC_CACHE\",\n+\t.result_num_entries      = 0,\n+\t.result_num_bytes        = 6,\n+\t.key_num_bytes           = 29,\n+\t.num_buckets             = 8,\n+\t.hash_tbl_entries        = 0,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SRV6_ENCAP_REC_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_EGRESS] = {\n+\t.name                    = \"EGRESS GEN_TABLE_SRV6_ENCAP_REC_CACHE\",\n+\t.result_num_entries      = 2048,\n+\t.result_num_bytes        = 6,\n+\t.key_num_bytes           = 86,\n+\t.num_buckets             = 4,\n+\t.hash_tbl_entries        = 8192,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_OUTER_TUNNEL_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_INGRESS] = {\n+\t.name                    = \"INGRESS GEN_TABLE_OUTER_TUNNEL_CACHE\",\n+\t.result_num_entries      = 4096,\n+\t.result_num_bytes        = 4,\n+\t.key_num_bytes           = 32,\n+\t.num_buckets             = 4,\n+\t.hash_tbl_entries        = 16384,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_OUTER_TUNNEL_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_EGRESS] = {\n+\t.name                    = \"EGRESS GEN_TABLE_OUTER_TUNNEL_CACHE\",\n+\t.result_num_entries      = 0,\n+\t.result_num_bytes        = 4,\n+\t.key_num_bytes           = 32,\n+\t.num_buckets             = 8,\n+\t.hash_tbl_entries        = 0,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_METER_PROFILE_TBL_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_INGRESS] = {\n+\t.name                    = \"INGRESS GENERIC_TABLE_METER_PROFILE_TBL_CACHE\",\n+\t.result_num_entries      = 512,\n+\t.result_num_bytes        = 8,\n+\t.key_num_bytes           = 4,\n+\t.num_buckets             = 8,\n+\t.hash_tbl_entries        = 2048,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_METER_PROFILE_TBL_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_EGRESS] = {\n+\t.name                    = \"EGRESS GENERIC_TABLE_METER_PROFILE_TBL_CACHE\",\n+\t.result_num_entries      = 512,\n+\t.result_num_bytes        = 8,\n+\t.key_num_bytes           = 4,\n+\t.num_buckets             = 8,\n+\t.hash_tbl_entries        = 2048,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_METER_TBL_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_INGRESS] = {\n+\t.name                    = \"INGRESS GENERIC_TABLE_SHARED_METER_TBL_CACHE\",\n+\t.result_num_entries      = 1024,\n+\t.result_num_bytes        = 10,\n+\t.key_num_bytes           = 4,\n+\t.num_buckets             = 8,\n+\t.hash_tbl_entries        = 2048,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_METER_TBL_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_EGRESS] = {\n+\t.name                    = \"EGRESS GENERIC_TABLE_SHARED_METER_TBL_CACHE\",\n+\t.result_num_entries      = 1024,\n+\t.result_num_bytes        = 10,\n+\t.key_num_bytes           = 4,\n+\t.num_buckets             = 8,\n+\t.hash_tbl_entries        = 2048,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_GLOBAL_REGISTER_TBL << 1 |\n+\t\tBNXT_ULP_DIRECTION_INGRESS] = {\n+\t.name                    = \"INGRESS GENERIC_TABLE_GLOBAL_REGISTER_TBL\",\n+\t.result_num_entries      = 256,\n+\t.result_num_bytes        = 8,\n+\t.key_num_bytes           = 3,\n+\t.num_buckets             = 4,\n+\t.hash_tbl_entries        = 1024,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_GLOBAL_REGISTER_TBL << 1 |\n+\t\tBNXT_ULP_DIRECTION_EGRESS] = {\n+\t.name                    = \"EGRESS GENERIC_TABLE_GLOBAL_REGISTER_TBL\",\n+\t.result_num_entries      = 0,\n+\t.result_num_bytes        = 8,\n+\t.key_num_bytes           = 3,\n+\t.num_buckets             = 0,\n+\t.hash_tbl_entries        = 0,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_CHAIN_ID_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_INGRESS] = {\n+\t.name                    = \"INGRESS GEN_TABLE_CHAIN_ID_CACHE\",\n+\t.result_num_entries      = 0,\n+\t.result_num_bytes        = 4,\n+\t.key_num_bytes           = 4,\n+\t.num_buckets             = 4,\n+\t.hash_tbl_entries        = 0,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n+\t},\n+\t[BNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_CHAIN_ID_CACHE << 1 |\n+\t\tBNXT_ULP_DIRECTION_EGRESS] = {\n+\t.name                    = \"EGRESS GEN_TABLE_CHAIN_ID_CACHE\",\n+\t.result_num_entries      = 64,\n+\t.result_num_bytes        = 4,\n+\t.key_num_bytes           = 4,\n+\t.num_buckets             = 4,\n+\t.hash_tbl_entries        = 256,\n+\t.result_byte_order       = BNXT_ULP_BYTE_ORDER_LE\n \t}\n };\n \n@@ -281,8 +459,15 @@ struct bnxt_ulp_device_params ulp_device_params[BNXT_ULP_DEVICE_ID_LAST] = {\n \t.packet_count_mask       = 0xfffffff000000000,\n \t.byte_count_shift        = 0,\n \t.packet_count_shift      = 36,\n-\t.dynamic_pad_en          = 0,\n+\t.wc_dynamic_pad_en       = 1,\n+\t.em_dynamic_pad_en       = 0,\n \t.dynamic_sram_en         = 0,\n+\t.wc_slice_width          = 80,\n+\t.wc_max_slices           = 4,\n+\t.wc_mode_list            = {0x00000000, 0x00000002,\n+\t\t\t\t\t0x00000003, 0x00000003},\n+\t.wc_mod_list_max_size    = 4,\n+\t.wc_ctl_size_bits        = 16,\n \t.dev_tbls                = ulp_template_wh_plus_tbls\n \t},\n \t[BNXT_ULP_DEVICE_ID_THOR] = {\n@@ -306,13 +491,15 @@ struct bnxt_ulp_device_params ulp_device_params[BNXT_ULP_DEVICE_ID_LAST] = {\n \t.packet_count_mask       = 0xfffffff800000000,\n \t.byte_count_shift        = 0,\n \t.packet_count_shift      = 35,\n-\t.dynamic_pad_en          = 1,\n+\t.wc_dynamic_pad_en       = 1,\n+\t.em_dynamic_pad_en       = 1,\n \t.dynamic_sram_en         = 1,\n-\t.dyn_encap_list_size     = 4,\n+\t.dyn_encap_list_size     = 5,\n \t.dyn_encap_sizes         = {{64, TF_TBL_TYPE_ACT_ENCAP_8B},\n \t\t\t\t\t{128, TF_TBL_TYPE_ACT_ENCAP_16B},\n \t\t\t\t\t{256, TF_TBL_TYPE_ACT_ENCAP_32B},\n-\t\t\t\t\t{512, TF_TBL_TYPE_ACT_ENCAP_64B}},\n+\t\t\t\t\t{512, TF_TBL_TYPE_ACT_ENCAP_64B},\n+\t\t\t\t\t{1024, TF_TBL_TYPE_ACT_ENCAP_128B}},\n \t.dyn_modify_list_size    = 4,\n \t.dyn_modify_sizes        = {{64, TF_TBL_TYPE_ACT_MODIFY_8B},\n \t\t\t\t\t{128, TF_TBL_TYPE_ACT_MODIFY_16B},\n@@ -348,55 +535,75 @@ struct bnxt_ulp_app_capabilities_info ulp_app_cap_info_list[] = {\n \t{\n \t.app_id                  = 0,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.flags                   = 0\n+\t.flags                   = 0,\n+\t.vxlan_port              = 4789,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n \t.app_id                  = 0,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.flags                   = 0\n+\t.flags                   = 0,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n \t.app_id                  = 1,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.flags                   = BNXT_ULP_APP_CAP_SHARED_EN |\n-\t\t\t\t   BNXT_ULP_APP_CAP_HOT_UPGRADE_EN |\n-\t\t\t\t   BNXT_ULP_APP_CAP_UNICAST_ONLY\n+\t.flags                   = 0,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n \t.app_id                  = 1,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.flags                   = BNXT_ULP_APP_CAP_SHARED_EN |\n-\t\t\t\t   BNXT_ULP_APP_CAP_HOT_UPGRADE_EN |\n-\t\t\t\t   BNXT_ULP_APP_CAP_UNICAST_ONLY\n+\t\t\t\t\tBNXT_ULP_APP_CAP_IP_TOS_PROTO_SUPPORT |\n+\t\t\t\t\tBNXT_ULP_APP_CAP_SRV6,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n \t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.flags                   = BNXT_ULP_APP_CAP_SHARED_EN |\n-\t\t\t\t   BNXT_ULP_APP_CAP_UNICAST_ONLY\n+\t.flags                   = 0,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n \t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.flags                   = BNXT_ULP_APP_CAP_SHARED_EN |\n-\t\t\t\t   BNXT_ULP_APP_CAP_UNICAST_ONLY\n+\t\t\t\t\tBNXT_ULP_APP_CAP_IP_TOS_PROTO_SUPPORT |\n+\t\t\t\t\tBNXT_ULP_APP_CAP_SRV6,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n \t.app_id                  = 3,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n \t.app_id                  = 3,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.flags                   = BNXT_ULP_APP_CAP_SHARED_EN |\n \t\t\t\t   BNXT_ULP_APP_CAP_HOT_UPGRADE_EN |\n-\t\t\t\t   BNXT_ULP_APP_CAP_UNICAST_ONLY\n+\t\t\t\t   BNXT_ULP_APP_CAP_UNICAST_ONLY,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0,\n+\t.upgrade_fw_update       = 0,\n+\t.ha_pool_id              = 3,\n+\t.ha_reg_cnt              = 7,\n+\t.ha_reg_state            = 8\n \t},\n \t{\n \t.app_id                  = 4,\n@@ -404,576 +611,617 @@ struct bnxt_ulp_app_capabilities_info ulp_app_cap_info_list[] = {\n \t.flags                   = BNXT_ULP_APP_CAP_SHARED_EN |\n \t\t\t\t   BNXT_ULP_APP_CAP_HOT_UPGRADE_EN |\n \t\t\t\t   BNXT_ULP_APP_CAP_UNICAST_ONLY |\n-\t\t\t\t   BNXT_ULP_APP_CAP_SOCKET_DIRECT\n+\t\t\t\t   BNXT_ULP_APP_CAP_SOCKET_DIRECT,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0,\n+\t.upgrade_fw_update       = 0,\n+\t.ha_pool_id              = 3,\n+\t.ha_reg_cnt              = 7,\n+\t.ha_reg_state            = 8\n \t},\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.flags                   = BNXT_ULP_APP_CAP_SHARED_EN |\n-\t\t\t\t   BNXT_ULP_APP_CAP_UNICAST_ONLY\n+\t\t\t\t   BNXT_ULP_APP_CAP_HOT_UPGRADE_EN |\n+\t\t\t\t   BNXT_ULP_APP_CAP_UNICAST_ONLY |\n+\t\t\t\t   BNXT_ULP_APP_CAP_HA_DYNAMIC,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0,\n+\t.upgrade_fw_update       = 1,\n+\t.ha_pool_id              = 4,\n+\t.ha_reg_cnt              = 9,\n+\t.ha_reg_state            = 10\n \t},\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.flags                   = BNXT_ULP_APP_CAP_SHARED_EN |\n \t\t\t\t   BNXT_ULP_APP_CAP_UNICAST_ONLY |\n-\t\t\t\t   BNXT_ULP_APP_CAP_SOCKET_DIRECT\n-\t}\n-};\n-\n-/* List of unnamed app tf resources required to be reserved per app/device */\n-struct bnxt_ulp_resource_resv_info ulp_app_resource_resv_list[] = {\n+\t\t\t\t   BNXT_ULP_APP_CAP_HOT_UPGRADE_EN |\n+\t\t\t\t   BNXT_ULP_APP_CAP_SOCKET_DIRECT |\n+\t\t\t\t   BNXT_ULP_APP_CAP_HA_DYNAMIC,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0,\n+\t.upgrade_fw_update       = 1,\n+\t.ha_pool_id              = 4,\n+\t.ha_reg_cnt              = 9,\n+\t.ha_reg_state            = 10\n+\t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 6,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 2\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY |\n+\t\t\t\t   BNXT_ULP_APP_CAP_IP_TOS_PROTO_SUPPORT,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY |\n+\t\t\t\t   BNXT_ULP_APP_CAP_IP_TOS_PROTO_SUPPORT,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n+\t},\n+\t{\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 128\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY |\n+\t\t\t\t\tBNXT_ULP_APP_CAP_IP_TOS_PROTO_SUPPORT |\n+\t\t\t\t\tBNXT_ULP_APP_CAP_BC_MC_SUPPORT,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 2\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY |\n+\t\t\t\t\tBNXT_ULP_APP_CAP_IP_TOS_PROTO_SUPPORT |\n+\t\t\t\t\tBNXT_ULP_APP_CAP_BC_MC_SUPPORT,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY |\n+\t\t\t\t\tBNXT_ULP_APP_CAP_SHARED_EN,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n+\t},\n+\t{\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 1024\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY |\n+\t\t\t\t\tBNXT_ULP_APP_CAP_SHARED_EN,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 2\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY |\n+\t\t\t\t\tBNXT_ULP_APP_CAP_SHARED_EN,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 128\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY |\n+\t\t\t\t\tBNXT_ULP_APP_CAP_SHARED_EN,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 2\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 250\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 1024\n+\t.flags                   = BNXT_ULP_APP_CAP_BC_MC_SUPPORT |\n+\t\t\t\t\t\t\tBNXT_ULP_APP_CAP_IP_TOS_PROTO_SUPPORT\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 2\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY |\n+\t\t\t\t\t\t\tBNXT_ULP_APP_CAP_SHARED_EN |\n+\t\t\t\t\t\t\tBNXT_ULP_APP_CAP_HOT_UPGRADE_EN,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0,\n+\t.upgrade_fw_update       = 0,\n+\t.ha_pool_id              = 5,\n+\t.ha_reg_cnt              = 7,\n+\t.ha_reg_state            = 8\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 128\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY |\n+\t\t\t\t\t\t\tBNXT_ULP_APP_CAP_SHARED_EN |\n+\t\t\t\t\t\t\tBNXT_ULP_APP_CAP_HOT_UPGRADE_EN,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0,\n+\t.upgrade_fw_update       = 0,\n+\t.ha_pool_id              = 5,\n+\t.ha_reg_cnt              = 7,\n+\t.ha_reg_state            = 8\n \t},\n \t{\n-\t.app_id                  = 4,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.flags                   = BNXT_ULP_APP_CAP_UNICAST_ONLY,\n+\t.vxlan_port              = 0,\n+\t.vxlan_ip_port           = 0\n+\t}\n+};\n+\n+/* List of unnamed app tf resources required to be reserved per app/device */\n+struct bnxt_ulp_resource_resv_info ulp_app_resource_resv_list[] = {\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 2\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 256\n \t},\n \t{\n-\t.app_id                  = 4,\n+\t.app_id                  = 1,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 6648\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 1792\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 2\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 896\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 128\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 1792\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 1,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 2\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 1,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 6648\n-\t}\n-};\n-\n-/* List of global app tf resources required to be reserved per app/device */\n-struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n+\t.count                   = 6860\n+\t},\n \t{\n \t.app_id                  = 1,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 256\n \t},\n \t{\n \t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n-\t.direction               = TF_DIR_RX\n+\t.count                   = 1792\n \t},\n \t{\n \t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 896\n \t},\n \t{\n \t.app_id                  = 1,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 1792\n \t},\n \t{\n \t.app_id                  = 1,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 1024\n \t},\n \t{\n \t.app_id                  = 1,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 7168\n \t},\n \t{\n-\t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n-\t.direction               = TF_DIR_RX\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 256\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 7168\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 7168\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 1792\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 6860\n \t},\n \t{\n-\t.app_id                  = 1,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n-\t.direction               = TF_DIR_RX\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 256\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_KEY_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 7168\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 7168\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 1792\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 4096\n \t},\n \t{\n \t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n-\t.direction               = TF_DIR_RX\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 7168\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_OWC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 64\n \t},\n \t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_OWC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 6520\n \t},\n \t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n-\t.direction               = TF_DIR_RX\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 6520\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_OWC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 256\n \t},\n \t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n-\t.direction               = TF_DIR_RX\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_OWC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 6520\n \t},\n \t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n-\t.direction               = TF_DIR_RX\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 392\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n-\t.direction               = TF_DIR_RX\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 6860\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_OWC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 6860\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 13,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 13,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_WC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 704\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 13,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_KEY_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED_OWC,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 704\n+\t}\n+};\n+\n+/* List of global app tf resources required to be reserved per app/device */\n+struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 1,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n \t},\n \t{\n \t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n-\t.direction               = TF_DIR_RX\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n \t},\n \t{\n \t.app_id                  = 2,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n-\t.direction               = TF_DIR_RX\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n \t},\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n@@ -982,6 +1230,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n@@ -990,6 +1239,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n@@ -998,6 +1248,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n@@ -1006,6 +1257,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n@@ -1014,6 +1266,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n@@ -1022,6 +1275,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n@@ -1030,6 +1284,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n@@ -1038,6 +1293,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n@@ -1046,6 +1302,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n@@ -1054,6 +1311,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3,\n@@ -1062,6 +1320,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_4,\n@@ -1070,6 +1329,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_5,\n@@ -1078,6 +1338,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_6,\n@@ -1086,6 +1347,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_7,\n@@ -1094,6 +1356,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_8,\n@@ -1102,6 +1365,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_9,\n@@ -1110,6 +1374,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_10,\n@@ -1118,6 +1383,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n@@ -1126,6 +1392,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n@@ -1134,6 +1401,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n@@ -1142,6 +1410,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n@@ -1150,6 +1419,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n@@ -1158,6 +1428,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n@@ -1166,6 +1437,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n@@ -1174,6 +1446,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n@@ -1182,6 +1455,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n@@ -1190,6 +1464,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n@@ -1198,6 +1473,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n@@ -1206,6 +1482,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n@@ -1214,6 +1491,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3,\n@@ -1222,6 +1500,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_4,\n@@ -1230,6 +1509,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_5,\n@@ -1238,6 +1518,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_6,\n@@ -1246,6 +1527,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_7,\n@@ -1254,6 +1536,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_8,\n@@ -1262,6 +1545,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_9,\n@@ -1270,6 +1554,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_10,\n@@ -1278,6 +1563,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_EM_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_KEY_ID_0,\n@@ -1286,6 +1572,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_0,\n@@ -1294,6 +1581,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_1,\n@@ -1302,6 +1590,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_2,\n@@ -1310,6 +1599,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_3,\n@@ -1318,6 +1608,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_4,\n@@ -1326,6 +1617,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n@@ -1334,6 +1626,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 4,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n@@ -1342,6 +1635,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n@@ -1350,6 +1644,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n@@ -1358,6 +1653,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n@@ -1366,6 +1662,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n@@ -1374,6 +1671,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n@@ -1382,6 +1680,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n@@ -1390,6 +1689,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n@@ -1398,6 +1698,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n@@ -1406,6 +1707,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n@@ -1414,6 +1716,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n@@ -1422,6 +1725,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3,\n@@ -1430,6 +1734,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_4,\n@@ -1438,6 +1743,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_5,\n@@ -1446,6 +1752,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_6,\n@@ -1454,6 +1761,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_7,\n@@ -1462,6 +1770,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_8,\n@@ -1470,6 +1779,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_9,\n@@ -1478,6 +1788,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_10,\n@@ -1486,6 +1797,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n@@ -1494,6 +1806,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n@@ -1502,6 +1815,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n@@ -1510,6 +1824,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n@@ -1518,6 +1833,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n@@ -1526,6 +1842,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n@@ -1534,6 +1851,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n@@ -1542,6 +1860,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n@@ -1550,6 +1869,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n@@ -1558,6 +1878,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n@@ -1566,6 +1887,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n@@ -1574,6 +1896,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n@@ -1582,6 +1905,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3,\n@@ -1590,6 +1914,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_4,\n@@ -1598,6 +1923,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_5,\n@@ -1606,6 +1932,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_6,\n@@ -1614,6 +1941,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_7,\n@@ -1622,6 +1950,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_8,\n@@ -1630,6 +1959,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_9,\n@@ -1638,6 +1968,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_10,\n@@ -1646,6 +1977,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_EM_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_KEY_ID_0,\n@@ -1654,6 +1986,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_0,\n@@ -1662,6 +1995,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_1,\n@@ -1670,6 +2004,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_2,\n@@ -1678,6 +2013,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_3,\n@@ -1686,6 +2022,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_4,\n@@ -1694,6 +2031,7 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n@@ -1702,4346 +2040,14401 @@ struct bnxt_ulp_glb_resource_info ulp_app_glb_resource_tbl[] = {\n \t{\n \t.app_id                  = 5,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n \t.direction               = TF_DIR_RX\n-\t}\n-};\n-\n-/* List of global tf resources required to be reserved per app/device */\n-struct bnxt_ulp_glb_resource_info ulp_glb_resource_tbl[] = {\n+\t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n-\t.direction               = TF_DIR_TX\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_KEY_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n-\t.direction               = TF_DIR_TX\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_METADATA,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_0,\n-\t.direction               = TF_DIR_TX\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_PROF_FUNC_0,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n-\t.direction               = TF_DIR_TX\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_KEY_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_PROFILE_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_6,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_7,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_EM_KEY_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_2,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 12,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n \t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_PROF_FUNC_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_L2_CNTXT_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n-\t.direction               = TF_DIR_TX\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 13,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n-\t.direction               = TF_DIR_TX\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_SHARED,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_APP_GLB_AREC_PTR_1,\n+\t.direction               = TF_DIR_RX\n+\t}\n+};\n+\n+/* List of global tf resources required to be reserved per app/device */\n+struct bnxt_ulp_glb_resource_info ulp_glb_resource_tbl[] = {\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n \t.direction               = TF_DIR_TX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n \t.direction               = TF_DIR_TX\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_8B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_MODIFY_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_METADATA,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_8B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_MODIFY_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_8B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_MODIFY_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_6,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_7,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_8,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_9,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_6,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_7,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_8,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_6,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_7,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_8,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_9,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_METADATA,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_METADATA,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_6,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_7,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_6,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_7,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 11,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GRE_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_3,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_METADATA,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_0,\n+\t.direction               = TF_DIR_TX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 14,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t},\n+\t{\n+\t.app_id                  = 14,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n+\t.direction               = TF_DIR_RX\n+\t}\n+};\n+\n+/* List of tf resources required to be reserved per app/device */\n+struct bnxt_ulp_resource_resv_info ulp_resource_resv_list[] = {\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 422\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 191\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 6912\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 15\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n+\t.count                   = 255\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 422\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 960\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 88\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 13168\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 292\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 148\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 191\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 6912\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 223\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 255\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 488\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 292\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 144\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 960\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 928\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 15232\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 272\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_METER_PROF,\n+\t.count                   = 256\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_METER_INST,\n+\t.count                   = 1023\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 31\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 2048\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 64\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 272\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 4096\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 16384\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 272\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 2048\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 100\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 272\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 4096\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 16384\n+\t},\n+\t{\n+\t.app_id                  = 0,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_METADATA,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 422\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 191\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 6912\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 15\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n+\t.count                   = 255\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 422\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 960\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 88\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 13168\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 292\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 148\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 191\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 6912\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 223\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 255\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 488\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 292\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 144\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 960\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 928\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 15232\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 2\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 48\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 48\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 2\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 64\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 11264\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 256\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 48\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 24\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 48\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 256\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 64\n+\t},\n+\t{\n+\t.app_id                  = 1,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 11264\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 422\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 191\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 6912\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 15\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n+\t.count                   = 255\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 422\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 960\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 88\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 13168\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 292\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 148\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 191\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 6912\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 223\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 255\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 488\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 292\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 144\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 960\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 928\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 15232\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 256\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 48\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 48\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 256\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 64\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 11264\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 48\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 24\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 48\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 64\n+\t},\n+\t{\n+\t.app_id                  = 2,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 11264\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 422\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 191\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 7168\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 15\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n+\t.count                   = 255\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 422\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 960\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 88\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 13168\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 292\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 148\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 191\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 7168\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 223\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 255\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 488\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 292\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 144\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 960\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 928\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 15232\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 7168\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 26624\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 4096\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 2048\n+\t},\n+\t{\n+\t.app_id                  = 3,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 6144\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 48\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 12\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 3576\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 3576\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 256\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 4,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 2\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 28\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 28\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 64\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 28\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 2\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 2\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 12\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 256\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 16\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT_NON_HA,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 2\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 5,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 2\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 2\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 2\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 2\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 7168\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 26624\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 4096\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 1024\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 128\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 2048\n+\t},\n+\t{\n+\t.app_id                  = 6,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 6144\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 422\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 191\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 6912\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 15\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n+\t.count                   = 255\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 422\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 6\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 960\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 88\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 13168\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 292\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 148\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 191\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 63\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 192\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 6912\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 223\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 255\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 488\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 292\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 144\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 960\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 928\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 15232\n+\t},\n+\t{\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_1,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_2,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_3,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_4,\n-\t.direction               = TF_DIR_RX\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_5,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_6,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_PROFILE_ID_7,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_0,\n-\t.direction               = TF_DIR_RX\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_1,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 31\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_2,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 2048\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_EM_KEY_ID_3,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 64\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_RX\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_RX\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 16384\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_RX\n-\t},\n-\t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n-\t.direction               = TF_DIR_TX\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 4,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_RX\n+\t.count                   = 63\n \t},\n \t{\n-\t.app_id                  = 4,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 4,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n-\t},\n-\t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_RX\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_RX\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_RX\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 2048\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n-\t.direction               = TF_DIR_RX\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 100\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n-\t.direction               = TF_DIR_TX\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_RX\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID,\n-\t.direction               = TF_DIR_TX\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 7,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n+\t.count                   = 16384\n+\t},\n+\t{\n+\t.app_id                  = 7,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.glb_regfile_index       = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.direction               = TF_DIR_TX\n-\t}\n-};\n-\n-/* List of tf resources required to be reserved per app/device */\n-struct bnxt_ulp_resource_resv_info ulp_resource_resv_list[] = {\n+\t.resource_type           = TF_TBL_TYPE_METADATA,\n+\t.count                   = 1\n+\t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 422\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 6\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 191\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 63\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 192\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 8192\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 6912\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n-\t.count                   = 1023\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n-\t.count                   = 511\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.count                   = 15\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n-\t.count                   = 255\n-\t},\n-\t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n-\t.count                   = 1\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 422\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 6\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 960\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 88\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 13168\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n \t.count                   = 1\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 292\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 148\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 191\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 63\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 192\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 8192\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 6912\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n-\t.count                   = 1023\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 511\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.count                   = 223\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n-\t.count                   = 255\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 488\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n-\t.count                   = 511\n-\t},\n-\t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n-\t.count                   = 1\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 292\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 144\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 960\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 928\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 15232\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n \t.count                   = 1\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 272\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 6\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 32\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 8192\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 8192\n+\t.count                   = 256\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n-\t.count                   = 5\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.count                   = 32\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.count                   = 31\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 2048\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 64\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 272\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 6\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 128\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4096\n+\t.count                   = 256\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 16384\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n+\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n+\t.count                   = 32\n+\t},\n+\t{\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 272\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 63\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 8192\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 8192\n+\t.count                   = 256\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n-\t.count                   = 5\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 4\n+\t},\n+\t{\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.count                   = 32\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.count                   = 32\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 2048\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.count                   = 4\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 100\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 272\n+\t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 128\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4096\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 0,\n+\t.app_id                  = 8,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 16384\n-\t},\n-\t{\n-\t.app_id                  = 0,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_METADATA,\n-\t.count                   = 1\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 128\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 128\n+\t.count                   = 2048\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n-\t.count                   = 4\n+\t.count                   = 512\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n-\t.count                   = 4\n+\t.count                   = 256\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.count                   = 4\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n-\t.count                   = 4\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 256\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 588\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 128\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 128\n+\t.count                   = 2048\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n-\t.count                   = 4\n+\t.count                   = 512\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n-\t.count                   = 4\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n-\t.count                   = 4\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 256\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 16\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 528\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 256\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.count                   = 4\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.count                   = 4\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.count                   = 512\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n+\t.count                   = 512\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 64\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 6144\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 512\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 256\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.count                   = 4\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.count                   = 4\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.count                   = 512\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n+\t.count                   = 512\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 64\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 1,\n+\t.app_id                  = 9,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 422\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 2\n+\t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 191\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 63\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 192\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 128\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 128\n+\t.count                   = 6912\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n-\t.count                   = 4\n+\t.count                   = 1023\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n-\t.count                   = 4\n+\t.count                   = 511\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.count                   = 4\n+\t.count                   = 15\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n+\t.count                   = 255\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 32\n+\t.count                   = 422\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 2\n+\t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 960\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 64\n+\t.count                   = 88\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 13168\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 292\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 2\n+\t.count                   = 148\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 191\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 63\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 192\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 128\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 128\n+\t.count                   = 6912\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n-\t.count                   = 4\n+\t.count                   = 1023\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.count                   = 511\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.count                   = 4\n+\t.count                   = 223\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n-\t.count                   = 4\n+\t.count                   = 255\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n+\t.count                   = 488\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n-\t.count                   = 4\n+\t.count                   = 511\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 32\n+\t.count                   = 292\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 2\n+\t.count                   = 144\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 960\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 928\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 15232\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 2\n+\t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 16\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 528\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 256\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n+\t},\n+\t{\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.count                   = 4\n+\t.count                   = 31\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.count                   = 2048\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n+\t.count                   = 64\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 32\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 2\n+\t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 512\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n-\t},\n-\t{\n-\t.app_id                  = 2,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 16384\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 2\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 63\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 512\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 256\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 2048\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 32\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 100\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 2\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 2,\n+\t.app_id                  = 10,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 16384\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 10,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_METADATA,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.count                   = 422\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n \t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.count                   = 191\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.count                   = 63\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.count                   = 192\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n \t.count                   = 7168\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n \t.count                   = 1023\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n \t.count                   = 511\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n \t.count                   = 15\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n \t.count                   = 255\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n \t.count                   = 1\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n \t.count                   = 422\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.count                   = 960\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n \t.count                   = 88\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n \t.count                   = 13168\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n \t.count                   = 1\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.count                   = 292\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n \t.count                   = 148\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.count                   = 191\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.count                   = 63\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.count                   = 192\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n \t.count                   = 7168\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n \t.count                   = 1023\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n \t.count                   = 511\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n \t.count                   = 223\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n \t.count                   = 255\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n \t.count                   = 488\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n \t.count                   = 511\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n \t.count                   = 1\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n \t.count                   = 292\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.count                   = 144\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.count                   = 960\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n \t.count                   = 928\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n \t.count                   = 15232\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n \t.count                   = 1\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n \t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.count                   = 63\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n \t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n \t.count                   = 1\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_EM_FKB,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n \t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n \t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_64B,\n \t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n \t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n \t.count                   = 7168\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n \t.count                   = 26624\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n \t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n \t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n \t.count                   = 63\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n \t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n \t.count                   = 1\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_EM_FKB,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n \t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n \t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_64B,\n \t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n \t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n \t.count                   = 2048\n \t},\n \t{\n-\t.app_id                  = 3,\n+\t.app_id                  = 11,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n \t.count                   = 6144\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 62\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 128\n+\t.count                   = 4080\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 128\n+\t.count                   = 4080\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 512\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 512\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.count                   = 512\n+\t},\n+\t{\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 32\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n-\t},\n-\t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 64\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n-\t},\n-\t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 128\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 128\n-\t},\n-\t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n-\t.count                   = 4\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 512\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n+\t.count                   = 512\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n-\t.count                   = 4\n-\t},\n-\t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 32\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.count                   = 512\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 64\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 12,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 422\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 2\n+\t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 32\n+\t.count                   = 191\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 16\n+\t.count                   = 63\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 32\n+\t.count                   = 192\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.count                   = 8192\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 3340\n+\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n+\t.count                   = 6912\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 3340\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 511\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 15\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n+\t.count                   = 255\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 32\n+\t.count                   = 422\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 2\n+\t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 960\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 88\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 13168\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 292\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 2\n+\t.count                   = 148\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 191\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 63\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 192\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 512\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 256\n+\t.count                   = 6912\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n+\t.count                   = 1023\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 511\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t.count                   = 223\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n+\t.count                   = 255\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n+\t.count                   = 488\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n+\t.count                   = 511\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 32\n+\t.count                   = 292\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 2\n+\t.count                   = 144\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 960\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 928\n \t},\n \t{\n-\t.app_id                  = 4,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 15232\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 13,\n \t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type           = TF_EM_TBL_TYPE_TBL_SCOPE,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 64\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 128\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 128\n+\t.count                   = 1024\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 1000\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.count                   = 64\n+\t},\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 32\n+\t.count                   = 64\n \t},\n-\t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t{\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.count                   = 2\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_RX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 64\n-\t},\n-\t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n-\t},\n-\t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 2\n+\t.count                   = 64\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 16\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 128\n+\t.count                   = 2048\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 128\n+\t.count                   = 2048\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_16B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 8\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_8B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.count                   = 1000\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n-\t},\n-\t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n-\t.count                   = 4\n-\t},\n-\t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 32\n+\t.count                   = 100\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 2\n+\t.count                   = 64\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 2032\n \t},\n \t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 13,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_METADATA,\n+\t.count                   = 1\n+\t},\n+\t{\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 2\n+\t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 16\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 528\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 256\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_METER_PROF,\n+\t.count                   = 256\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_METER_INST,\n+\t.count                   = 1023\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n+\t.count                   = 31\n+\t},\n+\t{\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n-\t.count                   = 32\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 2\n+\t.count                   = 6\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 512\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_RX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n-\t},\n-\t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n-\t.resource_type           = TF_IDENT_TYPE_L2_CTXT_HIGH,\n-\t.count                   = 32\n+\t.count                   = 16384\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_L2_CTXT_LOW,\n-\t.count                   = 2\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_WC_PROF,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_PROF_FUNC,\n-\t.count                   = 4\n+\t.count                   = 63\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_IDENTIFIER,\n \t.resource_type           = TF_IDENT_TYPE_EM_PROF,\n-\t.count                   = 4\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.count                   = 512\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type           = TF_TBL_TYPE_ACT_STATS_64,\n-\t.count                   = 256\n-\t},\n-\t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n-\t.count                   = 4\n+\t.count                   = 8192\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.count                   = 5\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.count                   = 4\n+\t.resource_type           = TF_TBL_TYPE_EM_FKB,\n+\t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type           = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n-\t.count                   = 4\n-\t},\n-\t{\n-\t.app_id                  = 5,\n-\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n-\t.direction               = TF_DIR_TX,\n-\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.resource_type           = TF_TBL_TYPE_WC_FKB,\n \t.count                   = 32\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n-\t.count                   = 2\n+\t.count                   = 272\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_PROF_TCAM,\n-\t.count                   = 32\n+\t.count                   = 128\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type           = TF_TCAM_TBL_TYPE_WC_TCAM,\n-\t.count                   = 4\n+\t.count                   = 4096\n \t},\n \t{\n-\t.app_id                  = 5,\n+\t.app_id                  = 14,\n \t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n \t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n \t.resource_func           = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type           = TF_EM_TBL_TYPE_EM_RECORD,\n-\t.count                   = 1024\n+\t.count                   = 16384\n+\t},\n+\t{\n+\t.app_id                  = 14,\n+\t.device_id               = BNXT_ULP_DEVICE_ID_THOR,\n+\t.direction               = TF_DIR_TX,\n+\t.session_type            = BNXT_ULP_SESSION_TYPE_DEFAULT,\n+\t.resource_func           = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type           = TF_TBL_TYPE_METADATA,\n+\t.count                   = 1\n \t}\n };\n \n@@ -6138,787 +16531,1094 @@ uint32_t ulp_act_prop_map_table[] = {\n \t\tBNXT_ULP_ACT_PROP_SZ_RSS_KEY_LEN,\n \t[BNXT_ULP_ACT_PROP_IDX_RSS_KEY] =\n \t\tBNXT_ULP_ACT_PROP_SZ_RSS_KEY,\n+\t[BNXT_ULP_ACT_PROP_IDX_RSS_QUEUE_NUM] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_RSS_QUEUE_NUM,\n+\t[BNXT_ULP_ACT_PROP_IDX_RSS_QUEUE] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_RSS_QUEUE,\n+\t[BNXT_ULP_ACT_PROP_IDX_QUEUE_INDEX] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_QUEUE_INDEX,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_ID_UPDATE] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_ID_UPDATE,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_ID] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_ID,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_CIR] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_CIR,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_EIR] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_EIR,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_CBS] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_CBS,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_EBS] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_EBS,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_RFC2698] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_RFC2698,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_PM] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_PM,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_EBND] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_EBND,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_CBND] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_CBND,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_EBSM] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_EBSM,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_CBSM] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_CBSM,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_PROF_CF] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_PROF_CF,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_INST_ID] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_INST_ID,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_INST_ECN_RMP_EN_UPDATE] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_INST_ECN_RMP_EN_UPDATE,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_INST_ECN_RMP_EN] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_INST_ECN_RMP_EN,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_INST_MTR_VAL_UPDATE] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_INST_MTR_VAL_UPDATE,\n+\t[BNXT_ULP_ACT_PROP_IDX_METER_INST_MTR_VAL] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_METER_INST_MTR_VAL,\n+\t[BNXT_ULP_ACT_PROP_IDX_GOTO_CHAINID] =\n+\t\tBNXT_ULP_ACT_PROP_SZ_GOTO_CHAINID,\n \t[BNXT_ULP_ACT_PROP_IDX_LAST] =\n \t\tBNXT_ULP_ACT_PROP_SZ_LAST\n };\n \n uint8_t ulp_glb_field_tbl[] = {\n-\t[2048] = 0,\n-\t[2049] = 1,\n-\t[2050] = 2,\n-\t[2052] = 3,\n-\t[2054] = 4,\n-\t[2088] = 5,\n-\t[2090] = 6,\n-\t[2092] = 7,\n-\t[2094] = 8,\n-\t[2096] = 9,\n-\t[2098] = 10,\n-\t[2100] = 11,\n-\t[2102] = 12,\n-\t[2176] = 0,\n-\t[2177] = 1,\n-\t[2178] = 2,\n-\t[2180] = 3,\n-\t[2182] = 4,\n-\t[2196] = 5,\n-\t[2198] = 6,\n-\t[2200] = 7,\n-\t[2202] = 8,\n-\t[2204] = 9,\n-\t[2206] = 10,\n-\t[2208] = 11,\n-\t[2210] = 12,\n-\t[2212] = 13,\n-\t[2214] = 14,\n-\t[2304] = 0,\n-\t[2305] = 1,\n-\t[2306] = 2,\n-\t[2308] = 3,\n-\t[2310] = 4,\n-\t[2344] = 8,\n-\t[2346] = 9,\n-\t[2348] = 10,\n-\t[2350] = 11,\n-\t[2352] = 12,\n-\t[2354] = 13,\n-\t[2356] = 14,\n-\t[2358] = 15,\n-\t[2386] = 5,\n-\t[2390] = 6,\n-\t[2394] = 7,\n-\t[2432] = 0,\n-\t[2433] = 1,\n-\t[2434] = 2,\n-\t[2436] = 3,\n-\t[2438] = 4,\n-\t[2452] = 8,\n-\t[2454] = 9,\n-\t[2456] = 10,\n-\t[2458] = 11,\n-\t[2460] = 12,\n-\t[2462] = 13,\n-\t[2464] = 14,\n-\t[2466] = 15,\n-\t[2468] = 16,\n-\t[2470] = 17,\n-\t[2514] = 5,\n-\t[2518] = 6,\n-\t[2522] = 7,\n-\t[2560] = 0,\n-\t[2561] = 1,\n-\t[2562] = 2,\n-\t[2564] = 3,\n-\t[2566] = 4,\n-\t[2600] = 5,\n-\t[2602] = 6,\n-\t[2604] = 7,\n-\t[2606] = 8,\n-\t[2608] = 9,\n-\t[2610] = 10,\n-\t[2612] = 11,\n-\t[2614] = 12,\n-\t[2616] = 13,\n-\t[2618] = 14,\n-\t[2620] = 15,\n-\t[2622] = 16,\n-\t[2624] = 17,\n-\t[2626] = 18,\n-\t[2628] = 19,\n-\t[2630] = 20,\n-\t[2632] = 21,\n-\t[2688] = 0,\n-\t[2689] = 1,\n-\t[2690] = 2,\n-\t[2692] = 3,\n-\t[2694] = 4,\n-\t[2708] = 5,\n-\t[2710] = 6,\n-\t[2712] = 7,\n-\t[2714] = 8,\n-\t[2716] = 9,\n-\t[2718] = 10,\n-\t[2720] = 11,\n-\t[2722] = 12,\n-\t[2724] = 13,\n-\t[2726] = 14,\n-\t[2744] = 15,\n-\t[2746] = 16,\n-\t[2748] = 17,\n-\t[2750] = 18,\n-\t[2752] = 19,\n-\t[2754] = 20,\n-\t[2756] = 21,\n-\t[2758] = 22,\n-\t[2760] = 23,\n-\t[2816] = 0,\n-\t[2817] = 1,\n-\t[2818] = 2,\n-\t[2820] = 3,\n-\t[2822] = 4,\n-\t[2856] = 5,\n-\t[2858] = 6,\n-\t[2860] = 7,\n-\t[2862] = 8,\n-\t[2864] = 9,\n-\t[2866] = 10,\n-\t[2868] = 11,\n-\t[2870] = 12,\n-\t[2890] = 13,\n-\t[2892] = 14,\n-\t[2894] = 15,\n-\t[2896] = 16,\n-\t[2944] = 0,\n-\t[2945] = 1,\n-\t[2946] = 2,\n-\t[2948] = 3,\n-\t[2950] = 4,\n-\t[2964] = 5,\n-\t[2966] = 6,\n-\t[2968] = 7,\n-\t[2970] = 8,\n-\t[2972] = 9,\n-\t[2974] = 10,\n-\t[2976] = 11,\n-\t[2978] = 12,\n-\t[2980] = 13,\n-\t[2982] = 14,\n-\t[3018] = 15,\n-\t[3020] = 16,\n-\t[3022] = 17,\n-\t[3024] = 18,\n-\t[3072] = 0,\n-\t[3073] = 1,\n-\t[3074] = 2,\n-\t[3076] = 3,\n-\t[3078] = 4,\n-\t[3112] = 8,\n-\t[3114] = 9,\n-\t[3116] = 10,\n-\t[3118] = 11,\n-\t[3120] = 12,\n-\t[3122] = 13,\n-\t[3124] = 14,\n-\t[3126] = 15,\n-\t[3128] = 16,\n-\t[3130] = 17,\n-\t[3132] = 18,\n-\t[3134] = 19,\n-\t[3136] = 20,\n-\t[3138] = 21,\n-\t[3140] = 22,\n-\t[3142] = 23,\n-\t[3144] = 24,\n-\t[3154] = 5,\n-\t[3158] = 6,\n-\t[3162] = 7,\n-\t[3200] = 0,\n-\t[3201] = 1,\n-\t[3202] = 2,\n-\t[3204] = 3,\n-\t[3206] = 4,\n-\t[3220] = 8,\n-\t[3222] = 9,\n-\t[3224] = 10,\n-\t[3226] = 11,\n-\t[3228] = 12,\n-\t[3230] = 13,\n-\t[3232] = 14,\n-\t[3234] = 15,\n-\t[3236] = 16,\n-\t[3238] = 17,\n-\t[3256] = 18,\n-\t[3258] = 19,\n-\t[3260] = 20,\n-\t[3262] = 21,\n-\t[3264] = 22,\n-\t[3266] = 23,\n-\t[3268] = 24,\n-\t[3270] = 25,\n-\t[3272] = 26,\n-\t[3282] = 5,\n-\t[3286] = 6,\n-\t[3290] = 7,\n-\t[3328] = 0,\n-\t[3329] = 1,\n-\t[3330] = 2,\n-\t[3332] = 3,\n-\t[3334] = 4,\n-\t[3368] = 8,\n-\t[3370] = 9,\n-\t[3372] = 10,\n-\t[3374] = 11,\n-\t[3376] = 12,\n-\t[3378] = 13,\n-\t[3380] = 14,\n-\t[3382] = 15,\n-\t[3402] = 16,\n-\t[3404] = 17,\n-\t[3406] = 18,\n-\t[3408] = 19,\n-\t[3410] = 5,\n-\t[3414] = 6,\n-\t[3418] = 7,\n-\t[3456] = 0,\n-\t[3457] = 1,\n-\t[3458] = 2,\n-\t[3460] = 3,\n-\t[3462] = 4,\n-\t[3476] = 8,\n-\t[3478] = 9,\n-\t[3480] = 10,\n-\t[3482] = 11,\n-\t[3484] = 12,\n-\t[3486] = 13,\n-\t[3488] = 14,\n-\t[3490] = 15,\n-\t[3492] = 16,\n-\t[3494] = 17,\n-\t[3530] = 18,\n-\t[3532] = 19,\n-\t[3534] = 20,\n-\t[3536] = 21,\n-\t[3538] = 5,\n-\t[3542] = 6,\n-\t[3546] = 7,\n-\t[3584] = 0,\n-\t[3585] = 1,\n-\t[3586] = 2,\n-\t[3588] = 3,\n-\t[3590] = 4,\n-\t[3604] = 5,\n-\t[3606] = 6,\n-\t[3608] = 7,\n-\t[3610] = 8,\n-\t[3612] = 9,\n-\t[3614] = 10,\n-\t[3616] = 11,\n-\t[3618] = 12,\n-\t[3620] = 13,\n-\t[3622] = 14,\n-\t[3658] = 15,\n-\t[3660] = 16,\n-\t[3662] = 17,\n-\t[3664] = 18,\n-\t[3678] = 19,\n-\t[3679] = 20,\n-\t[3680] = 21,\n-\t[3681] = 22,\n \t[4096] = 0,\n \t[4097] = 1,\n-\t[4098] = 2,\n-\t[4100] = 3,\n-\t[4102] = 4,\n-\t[4116] = 5,\n-\t[4118] = 6,\n-\t[4120] = 7,\n-\t[4122] = 8,\n-\t[4124] = 9,\n-\t[4126] = 10,\n-\t[4128] = 11,\n-\t[4130] = 12,\n-\t[4132] = 13,\n-\t[4134] = 14,\n-\t[4170] = 15,\n-\t[4172] = 16,\n-\t[4174] = 17,\n-\t[4176] = 18,\n-\t[4190] = 19,\n-\t[4191] = 20,\n-\t[4192] = 21,\n-\t[4193] = 22,\n+\t[4102] = 2,\n+\t[4104] = 3,\n+\t[4106] = 4,\n+\t[4140] = 5,\n+\t[4142] = 6,\n+\t[4144] = 7,\n+\t[4146] = 8,\n+\t[4148] = 9,\n+\t[4150] = 10,\n+\t[4152] = 11,\n+\t[4154] = 12,\n \t[4224] = 0,\n \t[4225] = 1,\n-\t[4227] = 20,\n-\t[4229] = 21,\n-\t[4231] = 22,\n-\t[4244] = 2,\n-\t[4246] = 3,\n-\t[4248] = 4,\n-\t[4250] = 5,\n-\t[4252] = 6,\n-\t[4254] = 7,\n-\t[4256] = 8,\n-\t[4258] = 9,\n-\t[4260] = 10,\n-\t[4262] = 11,\n-\t[4265] = 23,\n-\t[4267] = 24,\n-\t[4269] = 25,\n-\t[4271] = 26,\n-\t[4273] = 27,\n-\t[4275] = 28,\n-\t[4277] = 29,\n-\t[4279] = 30,\n-\t[4298] = 12,\n-\t[4300] = 13,\n-\t[4302] = 14,\n-\t[4304] = 15,\n-\t[4318] = 16,\n-\t[4319] = 17,\n-\t[4320] = 18,\n-\t[4321] = 19,\n+\t[4230] = 2,\n+\t[4232] = 3,\n+\t[4234] = 4,\n+\t[4248] = 5,\n+\t[4250] = 6,\n+\t[4252] = 7,\n+\t[4254] = 8,\n+\t[4256] = 9,\n+\t[4258] = 10,\n+\t[4260] = 11,\n+\t[4262] = 12,\n+\t[4264] = 13,\n+\t[4266] = 14,\n \t[4352] = 0,\n \t[4353] = 1,\n-\t[4355] = 20,\n-\t[4357] = 21,\n-\t[4359] = 22,\n-\t[4372] = 2,\n-\t[4373] = 23,\n-\t[4374] = 3,\n-\t[4375] = 24,\n-\t[4376] = 4,\n-\t[4377] = 25,\n-\t[4378] = 5,\n-\t[4379] = 26,\n-\t[4380] = 6,\n-\t[4381] = 27,\n-\t[4382] = 7,\n-\t[4383] = 28,\n-\t[4384] = 8,\n-\t[4385] = 29,\n-\t[4386] = 9,\n-\t[4387] = 30,\n-\t[4388] = 10,\n-\t[4389] = 31,\n-\t[4390] = 11,\n-\t[4391] = 32,\n-\t[4426] = 12,\n-\t[4428] = 13,\n-\t[4430] = 14,\n-\t[4432] = 15,\n-\t[4446] = 16,\n-\t[4447] = 17,\n-\t[4448] = 18,\n-\t[4449] = 19,\n+\t[4358] = 2,\n+\t[4360] = 3,\n+\t[4362] = 4,\n+\t[4396] = 8,\n+\t[4398] = 9,\n+\t[4400] = 10,\n+\t[4402] = 11,\n+\t[4404] = 12,\n+\t[4406] = 13,\n+\t[4408] = 14,\n+\t[4410] = 15,\n+\t[4452] = 5,\n+\t[4456] = 6,\n+\t[4460] = 7,\n \t[4480] = 0,\n \t[4481] = 1,\n-\t[4483] = 20,\n-\t[4485] = 21,\n-\t[4487] = 22,\n-\t[4500] = 2,\n-\t[4502] = 3,\n-\t[4504] = 4,\n-\t[4506] = 5,\n-\t[4508] = 6,\n-\t[4510] = 7,\n-\t[4512] = 8,\n-\t[4514] = 9,\n-\t[4516] = 10,\n-\t[4518] = 11,\n-\t[4521] = 23,\n-\t[4523] = 24,\n-\t[4525] = 25,\n-\t[4527] = 26,\n-\t[4529] = 27,\n-\t[4531] = 28,\n-\t[4533] = 29,\n-\t[4535] = 30,\n-\t[4537] = 31,\n-\t[4539] = 32,\n-\t[4541] = 33,\n-\t[4543] = 34,\n-\t[4545] = 35,\n-\t[4547] = 36,\n-\t[4549] = 37,\n-\t[4551] = 38,\n-\t[4553] = 39,\n-\t[4554] = 12,\n-\t[4556] = 13,\n-\t[4558] = 14,\n-\t[4560] = 15,\n-\t[4574] = 16,\n-\t[4575] = 17,\n-\t[4576] = 18,\n-\t[4577] = 19,\n+\t[4486] = 2,\n+\t[4488] = 3,\n+\t[4490] = 4,\n+\t[4504] = 8,\n+\t[4506] = 9,\n+\t[4508] = 10,\n+\t[4510] = 11,\n+\t[4512] = 12,\n+\t[4514] = 13,\n+\t[4516] = 14,\n+\t[4518] = 15,\n+\t[4520] = 16,\n+\t[4522] = 17,\n+\t[4580] = 5,\n+\t[4584] = 6,\n+\t[4588] = 7,\n \t[4608] = 0,\n \t[4609] = 1,\n-\t[4611] = 20,\n-\t[4613] = 21,\n-\t[4615] = 22,\n-\t[4628] = 2,\n-\t[4629] = 23,\n-\t[4630] = 3,\n-\t[4631] = 24,\n-\t[4632] = 4,\n-\t[4633] = 25,\n-\t[4634] = 5,\n-\t[4635] = 26,\n-\t[4636] = 6,\n-\t[4637] = 27,\n-\t[4638] = 7,\n-\t[4639] = 28,\n-\t[4640] = 8,\n-\t[4641] = 29,\n-\t[4642] = 9,\n-\t[4643] = 30,\n-\t[4644] = 10,\n-\t[4645] = 31,\n-\t[4646] = 11,\n-\t[4647] = 32,\n-\t[4665] = 33,\n-\t[4667] = 34,\n-\t[4669] = 35,\n-\t[4671] = 36,\n-\t[4673] = 37,\n-\t[4675] = 38,\n-\t[4677] = 39,\n-\t[4679] = 40,\n-\t[4681] = 41,\n-\t[4682] = 12,\n-\t[4684] = 13,\n-\t[4686] = 14,\n-\t[4688] = 15,\n-\t[4702] = 16,\n-\t[4703] = 17,\n-\t[4704] = 18,\n-\t[4705] = 19,\n+\t[4614] = 2,\n+\t[4616] = 3,\n+\t[4618] = 4,\n+\t[4652] = 5,\n+\t[4654] = 6,\n+\t[4656] = 7,\n+\t[4658] = 8,\n+\t[4660] = 9,\n+\t[4662] = 10,\n+\t[4664] = 11,\n+\t[4666] = 12,\n+\t[4682] = 13,\n+\t[4684] = 14,\n+\t[4686] = 15,\n+\t[4688] = 16,\n+\t[4690] = 17,\n+\t[4692] = 18,\n+\t[4694] = 19,\n+\t[4696] = 20,\n+\t[4698] = 21,\n \t[4736] = 0,\n \t[4737] = 1,\n-\t[4739] = 20,\n-\t[4741] = 21,\n-\t[4743] = 22,\n-\t[4756] = 2,\n-\t[4758] = 3,\n-\t[4760] = 4,\n-\t[4762] = 5,\n-\t[4764] = 6,\n-\t[4766] = 7,\n-\t[4768] = 8,\n-\t[4770] = 9,\n-\t[4772] = 10,\n-\t[4774] = 11,\n-\t[4777] = 23,\n-\t[4779] = 24,\n-\t[4781] = 25,\n-\t[4783] = 26,\n-\t[4785] = 27,\n-\t[4787] = 28,\n-\t[4789] = 29,\n-\t[4791] = 30,\n-\t[4810] = 12,\n-\t[4811] = 31,\n-\t[4812] = 13,\n-\t[4813] = 32,\n-\t[4814] = 14,\n-\t[4815] = 33,\n-\t[4816] = 15,\n-\t[4817] = 34,\n-\t[4830] = 16,\n-\t[4831] = 17,\n-\t[4832] = 18,\n-\t[4833] = 19,\n+\t[4742] = 2,\n+\t[4744] = 3,\n+\t[4746] = 4,\n+\t[4760] = 5,\n+\t[4762] = 6,\n+\t[4764] = 7,\n+\t[4766] = 8,\n+\t[4768] = 9,\n+\t[4770] = 10,\n+\t[4772] = 11,\n+\t[4774] = 12,\n+\t[4776] = 13,\n+\t[4778] = 14,\n+\t[4810] = 15,\n+\t[4812] = 16,\n+\t[4814] = 17,\n+\t[4816] = 18,\n+\t[4818] = 19,\n+\t[4820] = 20,\n+\t[4822] = 21,\n+\t[4824] = 22,\n+\t[4826] = 23,\n \t[4864] = 0,\n \t[4865] = 1,\n-\t[4867] = 20,\n-\t[4869] = 21,\n-\t[4871] = 22,\n-\t[4884] = 2,\n-\t[4885] = 23,\n-\t[4886] = 3,\n-\t[4887] = 24,\n-\t[4888] = 4,\n-\t[4889] = 25,\n-\t[4890] = 5,\n-\t[4891] = 26,\n-\t[4892] = 6,\n-\t[4893] = 27,\n-\t[4894] = 7,\n-\t[4895] = 28,\n-\t[4896] = 8,\n-\t[4897] = 29,\n-\t[4898] = 9,\n-\t[4899] = 30,\n-\t[4900] = 10,\n-\t[4901] = 31,\n-\t[4902] = 11,\n-\t[4903] = 32,\n-\t[4938] = 12,\n-\t[4939] = 33,\n-\t[4940] = 13,\n-\t[4941] = 34,\n-\t[4942] = 14,\n-\t[4943] = 35,\n-\t[4944] = 15,\n-\t[4945] = 36,\n-\t[4958] = 16,\n-\t[4959] = 17,\n-\t[4960] = 18,\n-\t[4961] = 19,\n+\t[4870] = 2,\n+\t[4872] = 3,\n+\t[4874] = 4,\n+\t[4908] = 5,\n+\t[4910] = 6,\n+\t[4912] = 7,\n+\t[4914] = 8,\n+\t[4916] = 9,\n+\t[4918] = 10,\n+\t[4920] = 11,\n+\t[4922] = 12,\n+\t[4956] = 13,\n+\t[4958] = 14,\n+\t[4960] = 15,\n+\t[4962] = 16,\n \t[4992] = 0,\n \t[4993] = 1,\n-\t[4995] = 20,\n-\t[4997] = 21,\n-\t[4999] = 22,\n-\t[5003] = 33,\n-\t[5005] = 34,\n-\t[5007] = 35,\n-\t[5009] = 36,\n-\t[5011] = 37,\n-\t[5012] = 2,\n-\t[5013] = 23,\n-\t[5014] = 3,\n-\t[5015] = 24,\n-\t[5016] = 4,\n-\t[5017] = 25,\n-\t[5018] = 5,\n-\t[5019] = 26,\n-\t[5020] = 6,\n-\t[5021] = 27,\n-\t[5022] = 7,\n-\t[5023] = 28,\n-\t[5024] = 8,\n-\t[5025] = 29,\n-\t[5026] = 9,\n-\t[5027] = 30,\n-\t[5028] = 10,\n-\t[5029] = 31,\n-\t[5030] = 11,\n-\t[5031] = 32,\n-\t[5066] = 12,\n-\t[5068] = 13,\n-\t[5070] = 14,\n-\t[5072] = 15,\n+\t[4998] = 2,\n+\t[5000] = 3,\n+\t[5002] = 4,\n+\t[5016] = 5,\n+\t[5018] = 6,\n+\t[5020] = 7,\n+\t[5022] = 8,\n+\t[5024] = 9,\n+\t[5026] = 10,\n+\t[5028] = 11,\n+\t[5030] = 12,\n+\t[5032] = 13,\n+\t[5034] = 14,\n+\t[5084] = 15,\n \t[5086] = 16,\n-\t[5087] = 17,\n-\t[5088] = 18,\n-\t[5089] = 19,\n-\t[6144] = 0,\n-\t[6145] = 1,\n-\t[6146] = 2,\n-\t[6148] = 3,\n-\t[6150] = 4,\n-\t[6184] = 5,\n-\t[6186] = 6,\n-\t[6188] = 7,\n-\t[6190] = 8,\n-\t[6192] = 9,\n-\t[6194] = 10,\n-\t[6196] = 11,\n-\t[6198] = 12,\n-\t[6272] = 0,\n-\t[6273] = 1,\n-\t[6274] = 2,\n-\t[6276] = 3,\n-\t[6278] = 4,\n-\t[6292] = 5,\n-\t[6294] = 6,\n-\t[6296] = 7,\n-\t[6298] = 8,\n-\t[6300] = 9,\n-\t[6302] = 10,\n-\t[6304] = 11,\n-\t[6306] = 12,\n-\t[6308] = 13,\n-\t[6310] = 14,\n-\t[6400] = 0,\n-\t[6401] = 1,\n-\t[6402] = 2,\n-\t[6404] = 3,\n-\t[6406] = 4,\n-\t[6440] = 8,\n-\t[6442] = 9,\n-\t[6444] = 10,\n-\t[6446] = 11,\n-\t[6448] = 12,\n-\t[6450] = 13,\n-\t[6452] = 14,\n-\t[6454] = 15,\n-\t[6482] = 5,\n-\t[6486] = 6,\n-\t[6490] = 7,\n-\t[6528] = 0,\n-\t[6529] = 1,\n-\t[6530] = 2,\n-\t[6532] = 3,\n-\t[6534] = 4,\n-\t[6548] = 8,\n-\t[6550] = 9,\n-\t[6552] = 10,\n-\t[6554] = 11,\n-\t[6556] = 12,\n-\t[6558] = 13,\n-\t[6560] = 14,\n-\t[6562] = 15,\n-\t[6564] = 16,\n-\t[6566] = 17,\n-\t[6610] = 5,\n-\t[6614] = 6,\n-\t[6618] = 7,\n-\t[6656] = 0,\n-\t[6657] = 1,\n-\t[6658] = 2,\n-\t[6660] = 3,\n-\t[6662] = 4,\n-\t[6696] = 5,\n-\t[6698] = 6,\n-\t[6700] = 7,\n-\t[6702] = 8,\n-\t[6704] = 9,\n-\t[6706] = 10,\n-\t[6708] = 11,\n-\t[6710] = 12,\n-\t[6712] = 13,\n-\t[6714] = 14,\n-\t[6716] = 15,\n-\t[6718] = 16,\n-\t[6720] = 17,\n-\t[6722] = 18,\n-\t[6724] = 19,\n-\t[6726] = 20,\n-\t[6728] = 21,\n-\t[6784] = 0,\n-\t[6785] = 1,\n-\t[6786] = 2,\n-\t[6788] = 3,\n-\t[6790] = 4,\n-\t[6804] = 5,\n-\t[6806] = 6,\n-\t[6808] = 7,\n-\t[6810] = 8,\n-\t[6812] = 9,\n-\t[6814] = 10,\n-\t[6816] = 11,\n-\t[6818] = 12,\n-\t[6820] = 13,\n-\t[6822] = 14,\n-\t[6840] = 15,\n-\t[6842] = 16,\n-\t[6844] = 17,\n-\t[6846] = 18,\n-\t[6848] = 19,\n-\t[6850] = 20,\n-\t[6852] = 21,\n-\t[6854] = 22,\n-\t[6856] = 23,\n-\t[6912] = 0,\n-\t[6913] = 1,\n-\t[6914] = 2,\n-\t[6916] = 3,\n-\t[6918] = 4,\n-\t[6952] = 5,\n-\t[6954] = 6,\n-\t[6956] = 7,\n-\t[6958] = 8,\n-\t[6960] = 9,\n-\t[6962] = 10,\n-\t[6964] = 11,\n-\t[6966] = 12,\n-\t[6986] = 13,\n-\t[6988] = 14,\n-\t[6990] = 15,\n-\t[6992] = 16,\n-\t[7040] = 0,\n-\t[7041] = 1,\n-\t[7042] = 2,\n-\t[7044] = 3,\n-\t[7046] = 4,\n-\t[7060] = 5,\n-\t[7062] = 6,\n-\t[7064] = 7,\n-\t[7066] = 8,\n-\t[7068] = 9,\n-\t[7070] = 10,\n-\t[7072] = 11,\n-\t[7074] = 12,\n-\t[7076] = 13,\n-\t[7078] = 14,\n-\t[7114] = 15,\n-\t[7116] = 16,\n-\t[7118] = 17,\n-\t[7120] = 18,\n-\t[7168] = 0,\n-\t[7169] = 1,\n-\t[7170] = 2,\n-\t[7172] = 3,\n-\t[7174] = 4,\n-\t[7208] = 8,\n-\t[7210] = 9,\n-\t[7212] = 10,\n-\t[7214] = 11,\n-\t[7216] = 12,\n-\t[7218] = 13,\n-\t[7220] = 14,\n-\t[7222] = 15,\n-\t[7224] = 16,\n-\t[7226] = 17,\n-\t[7228] = 18,\n-\t[7230] = 19,\n-\t[7232] = 20,\n-\t[7234] = 21,\n-\t[7236] = 22,\n-\t[7238] = 23,\n-\t[7240] = 24,\n-\t[7250] = 5,\n-\t[7254] = 6,\n-\t[7258] = 7,\n-\t[7296] = 0,\n-\t[7297] = 1,\n-\t[7298] = 2,\n-\t[7300] = 3,\n-\t[7302] = 4,\n-\t[7316] = 8,\n-\t[7318] = 9,\n-\t[7320] = 10,\n-\t[7322] = 11,\n-\t[7324] = 12,\n-\t[7326] = 13,\n-\t[7328] = 14,\n-\t[7330] = 15,\n-\t[7332] = 16,\n-\t[7334] = 17,\n-\t[7352] = 18,\n-\t[7354] = 19,\n-\t[7356] = 20,\n-\t[7358] = 21,\n-\t[7360] = 22,\n-\t[7362] = 23,\n-\t[7364] = 24,\n-\t[7366] = 25,\n-\t[7368] = 26,\n-\t[7378] = 5,\n-\t[7382] = 6,\n-\t[7386] = 7,\n-\t[7424] = 0,\n-\t[7425] = 1,\n-\t[7426] = 2,\n-\t[7428] = 3,\n-\t[7430] = 4,\n-\t[7464] = 8,\n-\t[7466] = 9,\n-\t[7468] = 10,\n-\t[7470] = 11,\n-\t[7472] = 12,\n-\t[7474] = 13,\n-\t[7476] = 14,\n-\t[7478] = 15,\n-\t[7498] = 16,\n-\t[7500] = 17,\n-\t[7502] = 18,\n-\t[7504] = 19,\n-\t[7506] = 5,\n-\t[7510] = 6,\n-\t[7514] = 7,\n-\t[7552] = 0,\n-\t[7553] = 1,\n-\t[7554] = 2,\n-\t[7556] = 3,\n-\t[7558] = 4,\n-\t[7572] = 8,\n-\t[7574] = 9,\n-\t[7576] = 10,\n-\t[7578] = 11,\n-\t[7580] = 12,\n-\t[7582] = 13,\n-\t[7584] = 14,\n-\t[7586] = 15,\n-\t[7588] = 16,\n-\t[7590] = 17,\n-\t[7626] = 18,\n-\t[7628] = 19,\n-\t[7630] = 20,\n-\t[7632] = 21,\n-\t[7634] = 5,\n-\t[7638] = 6,\n-\t[7642] = 7\n+\t[5088] = 17,\n+\t[5090] = 18,\n+\t[5120] = 0,\n+\t[5121] = 1,\n+\t[5126] = 2,\n+\t[5128] = 3,\n+\t[5130] = 4,\n+\t[5164] = 8,\n+\t[5166] = 9,\n+\t[5168] = 10,\n+\t[5170] = 11,\n+\t[5172] = 12,\n+\t[5174] = 13,\n+\t[5176] = 14,\n+\t[5178] = 15,\n+\t[5194] = 16,\n+\t[5196] = 17,\n+\t[5198] = 18,\n+\t[5200] = 19,\n+\t[5202] = 20,\n+\t[5204] = 21,\n+\t[5206] = 22,\n+\t[5208] = 23,\n+\t[5210] = 24,\n+\t[5220] = 5,\n+\t[5224] = 6,\n+\t[5228] = 7,\n+\t[5248] = 0,\n+\t[5249] = 1,\n+\t[5254] = 2,\n+\t[5256] = 3,\n+\t[5258] = 4,\n+\t[5272] = 8,\n+\t[5274] = 9,\n+\t[5276] = 10,\n+\t[5278] = 11,\n+\t[5280] = 12,\n+\t[5282] = 13,\n+\t[5284] = 14,\n+\t[5286] = 15,\n+\t[5288] = 16,\n+\t[5290] = 17,\n+\t[5322] = 18,\n+\t[5324] = 19,\n+\t[5326] = 20,\n+\t[5328] = 21,\n+\t[5330] = 22,\n+\t[5332] = 23,\n+\t[5334] = 24,\n+\t[5336] = 25,\n+\t[5338] = 26,\n+\t[5348] = 5,\n+\t[5352] = 6,\n+\t[5356] = 7,\n+\t[5376] = 0,\n+\t[5377] = 1,\n+\t[5382] = 2,\n+\t[5384] = 3,\n+\t[5386] = 4,\n+\t[5420] = 8,\n+\t[5422] = 9,\n+\t[5424] = 10,\n+\t[5426] = 11,\n+\t[5428] = 12,\n+\t[5430] = 13,\n+\t[5432] = 14,\n+\t[5434] = 15,\n+\t[5468] = 16,\n+\t[5470] = 17,\n+\t[5472] = 18,\n+\t[5474] = 19,\n+\t[5476] = 5,\n+\t[5480] = 6,\n+\t[5484] = 7,\n+\t[5504] = 0,\n+\t[5505] = 1,\n+\t[5510] = 2,\n+\t[5512] = 3,\n+\t[5514] = 4,\n+\t[5528] = 8,\n+\t[5530] = 9,\n+\t[5532] = 10,\n+\t[5534] = 11,\n+\t[5536] = 12,\n+\t[5538] = 13,\n+\t[5540] = 14,\n+\t[5542] = 15,\n+\t[5544] = 16,\n+\t[5546] = 17,\n+\t[5596] = 18,\n+\t[5598] = 19,\n+\t[5600] = 20,\n+\t[5602] = 21,\n+\t[5604] = 5,\n+\t[5608] = 6,\n+\t[5612] = 7,\n+\t[5632] = 0,\n+\t[5633] = 1,\n+\t[5638] = 2,\n+\t[5640] = 3,\n+\t[5642] = 4,\n+\t[5656] = 5,\n+\t[5658] = 6,\n+\t[5660] = 7,\n+\t[5662] = 8,\n+\t[5664] = 9,\n+\t[5666] = 10,\n+\t[5668] = 11,\n+\t[5670] = 12,\n+\t[5672] = 13,\n+\t[5674] = 14,\n+\t[5724] = 15,\n+\t[5726] = 16,\n+\t[5728] = 17,\n+\t[5730] = 18,\n+\t[5744] = 19,\n+\t[5745] = 20,\n+\t[5746] = 21,\n+\t[5747] = 22,\n+\t[8192] = 0,\n+\t[8193] = 1,\n+\t[8198] = 2,\n+\t[8200] = 3,\n+\t[8202] = 4,\n+\t[8236] = 5,\n+\t[8238] = 6,\n+\t[8240] = 7,\n+\t[8242] = 8,\n+\t[8244] = 9,\n+\t[8246] = 10,\n+\t[8248] = 11,\n+\t[8250] = 12,\n+\t[8284] = 13,\n+\t[8286] = 14,\n+\t[8288] = 15,\n+\t[8290] = 16,\n+\t[8304] = 17,\n+\t[8305] = 18,\n+\t[8306] = 19,\n+\t[8307] = 20,\n+\t[8320] = 0,\n+\t[8321] = 1,\n+\t[8326] = 2,\n+\t[8328] = 3,\n+\t[8330] = 4,\n+\t[8344] = 5,\n+\t[8346] = 6,\n+\t[8348] = 7,\n+\t[8350] = 8,\n+\t[8352] = 9,\n+\t[8354] = 10,\n+\t[8356] = 11,\n+\t[8358] = 12,\n+\t[8360] = 13,\n+\t[8362] = 14,\n+\t[8412] = 15,\n+\t[8414] = 16,\n+\t[8416] = 17,\n+\t[8418] = 18,\n+\t[8432] = 19,\n+\t[8433] = 20,\n+\t[8434] = 21,\n+\t[8435] = 22,\n+\t[8448] = 0,\n+\t[8449] = 1,\n+\t[8455] = 18,\n+\t[8457] = 19,\n+\t[8459] = 20,\n+\t[8492] = 2,\n+\t[8493] = 21,\n+\t[8494] = 3,\n+\t[8495] = 22,\n+\t[8496] = 4,\n+\t[8497] = 23,\n+\t[8498] = 5,\n+\t[8499] = 24,\n+\t[8500] = 6,\n+\t[8501] = 25,\n+\t[8502] = 7,\n+\t[8503] = 26,\n+\t[8504] = 8,\n+\t[8505] = 27,\n+\t[8506] = 9,\n+\t[8507] = 28,\n+\t[8540] = 10,\n+\t[8542] = 11,\n+\t[8544] = 12,\n+\t[8546] = 13,\n+\t[8560] = 14,\n+\t[8561] = 15,\n+\t[8562] = 16,\n+\t[8563] = 17,\n+\t[8576] = 0,\n+\t[8577] = 1,\n+\t[8583] = 20,\n+\t[8585] = 21,\n+\t[8587] = 22,\n+\t[8600] = 2,\n+\t[8602] = 3,\n+\t[8604] = 4,\n+\t[8606] = 5,\n+\t[8608] = 6,\n+\t[8610] = 7,\n+\t[8612] = 8,\n+\t[8614] = 9,\n+\t[8616] = 10,\n+\t[8618] = 11,\n+\t[8621] = 23,\n+\t[8623] = 24,\n+\t[8625] = 25,\n+\t[8627] = 26,\n+\t[8629] = 27,\n+\t[8631] = 28,\n+\t[8633] = 29,\n+\t[8635] = 30,\n+\t[8668] = 12,\n+\t[8670] = 13,\n+\t[8672] = 14,\n+\t[8674] = 15,\n+\t[8688] = 16,\n+\t[8689] = 17,\n+\t[8690] = 18,\n+\t[8691] = 19,\n+\t[8704] = 0,\n+\t[8705] = 1,\n+\t[8711] = 18,\n+\t[8713] = 19,\n+\t[8715] = 20,\n+\t[8729] = 21,\n+\t[8731] = 22,\n+\t[8733] = 23,\n+\t[8735] = 24,\n+\t[8737] = 25,\n+\t[8739] = 26,\n+\t[8741] = 27,\n+\t[8743] = 28,\n+\t[8745] = 29,\n+\t[8747] = 30,\n+\t[8748] = 2,\n+\t[8750] = 3,\n+\t[8752] = 4,\n+\t[8754] = 5,\n+\t[8756] = 6,\n+\t[8758] = 7,\n+\t[8760] = 8,\n+\t[8762] = 9,\n+\t[8796] = 10,\n+\t[8798] = 11,\n+\t[8800] = 12,\n+\t[8802] = 13,\n+\t[8816] = 14,\n+\t[8817] = 15,\n+\t[8818] = 16,\n+\t[8819] = 17,\n+\t[8832] = 0,\n+\t[8833] = 1,\n+\t[8839] = 20,\n+\t[8841] = 21,\n+\t[8843] = 22,\n+\t[8856] = 2,\n+\t[8857] = 23,\n+\t[8858] = 3,\n+\t[8859] = 24,\n+\t[8860] = 4,\n+\t[8861] = 25,\n+\t[8862] = 5,\n+\t[8863] = 26,\n+\t[8864] = 6,\n+\t[8865] = 27,\n+\t[8866] = 7,\n+\t[8867] = 28,\n+\t[8868] = 8,\n+\t[8869] = 29,\n+\t[8870] = 9,\n+\t[8871] = 30,\n+\t[8872] = 10,\n+\t[8873] = 31,\n+\t[8874] = 11,\n+\t[8875] = 32,\n+\t[8924] = 12,\n+\t[8926] = 13,\n+\t[8928] = 14,\n+\t[8930] = 15,\n+\t[8944] = 16,\n+\t[8945] = 17,\n+\t[8946] = 18,\n+\t[8947] = 19,\n+\t[8960] = 0,\n+\t[8961] = 1,\n+\t[8967] = 18,\n+\t[8969] = 19,\n+\t[8971] = 20,\n+\t[9004] = 2,\n+\t[9005] = 21,\n+\t[9006] = 3,\n+\t[9007] = 22,\n+\t[9008] = 4,\n+\t[9009] = 23,\n+\t[9010] = 5,\n+\t[9011] = 24,\n+\t[9012] = 6,\n+\t[9013] = 25,\n+\t[9014] = 7,\n+\t[9015] = 26,\n+\t[9016] = 8,\n+\t[9017] = 27,\n+\t[9018] = 9,\n+\t[9019] = 28,\n+\t[9035] = 29,\n+\t[9037] = 30,\n+\t[9039] = 31,\n+\t[9041] = 32,\n+\t[9043] = 33,\n+\t[9045] = 34,\n+\t[9047] = 35,\n+\t[9049] = 36,\n+\t[9051] = 37,\n+\t[9052] = 10,\n+\t[9054] = 11,\n+\t[9056] = 12,\n+\t[9058] = 13,\n+\t[9072] = 14,\n+\t[9073] = 15,\n+\t[9074] = 16,\n+\t[9075] = 17,\n+\t[9088] = 0,\n+\t[9089] = 1,\n+\t[9095] = 20,\n+\t[9097] = 21,\n+\t[9099] = 22,\n+\t[9112] = 2,\n+\t[9114] = 3,\n+\t[9116] = 4,\n+\t[9118] = 5,\n+\t[9120] = 6,\n+\t[9122] = 7,\n+\t[9124] = 8,\n+\t[9126] = 9,\n+\t[9128] = 10,\n+\t[9130] = 11,\n+\t[9133] = 23,\n+\t[9135] = 24,\n+\t[9137] = 25,\n+\t[9139] = 26,\n+\t[9141] = 27,\n+\t[9143] = 28,\n+\t[9145] = 29,\n+\t[9147] = 30,\n+\t[9163] = 31,\n+\t[9165] = 32,\n+\t[9167] = 33,\n+\t[9169] = 34,\n+\t[9171] = 35,\n+\t[9173] = 36,\n+\t[9175] = 37,\n+\t[9177] = 38,\n+\t[9179] = 39,\n+\t[9180] = 12,\n+\t[9182] = 13,\n+\t[9184] = 14,\n+\t[9186] = 15,\n+\t[9200] = 16,\n+\t[9201] = 17,\n+\t[9202] = 18,\n+\t[9203] = 19,\n+\t[9216] = 0,\n+\t[9217] = 1,\n+\t[9223] = 18,\n+\t[9225] = 19,\n+\t[9227] = 20,\n+\t[9241] = 21,\n+\t[9243] = 22,\n+\t[9245] = 23,\n+\t[9247] = 24,\n+\t[9249] = 25,\n+\t[9251] = 26,\n+\t[9253] = 27,\n+\t[9255] = 28,\n+\t[9257] = 29,\n+\t[9259] = 30,\n+\t[9260] = 2,\n+\t[9262] = 3,\n+\t[9264] = 4,\n+\t[9266] = 5,\n+\t[9268] = 6,\n+\t[9270] = 7,\n+\t[9272] = 8,\n+\t[9274] = 9,\n+\t[9291] = 31,\n+\t[9293] = 32,\n+\t[9295] = 33,\n+\t[9297] = 34,\n+\t[9299] = 35,\n+\t[9301] = 36,\n+\t[9303] = 37,\n+\t[9305] = 38,\n+\t[9307] = 39,\n+\t[9308] = 10,\n+\t[9310] = 11,\n+\t[9312] = 12,\n+\t[9314] = 13,\n+\t[9328] = 14,\n+\t[9329] = 15,\n+\t[9330] = 16,\n+\t[9331] = 17,\n+\t[9344] = 0,\n+\t[9345] = 1,\n+\t[9351] = 20,\n+\t[9353] = 21,\n+\t[9355] = 22,\n+\t[9368] = 2,\n+\t[9369] = 23,\n+\t[9370] = 3,\n+\t[9371] = 24,\n+\t[9372] = 4,\n+\t[9373] = 25,\n+\t[9374] = 5,\n+\t[9375] = 26,\n+\t[9376] = 6,\n+\t[9377] = 27,\n+\t[9378] = 7,\n+\t[9379] = 28,\n+\t[9380] = 8,\n+\t[9381] = 29,\n+\t[9382] = 9,\n+\t[9383] = 30,\n+\t[9384] = 10,\n+\t[9385] = 31,\n+\t[9386] = 11,\n+\t[9387] = 32,\n+\t[9419] = 33,\n+\t[9421] = 34,\n+\t[9423] = 35,\n+\t[9425] = 36,\n+\t[9427] = 37,\n+\t[9429] = 38,\n+\t[9431] = 39,\n+\t[9433] = 40,\n+\t[9435] = 41,\n+\t[9436] = 12,\n+\t[9438] = 13,\n+\t[9440] = 14,\n+\t[9442] = 15,\n+\t[9456] = 16,\n+\t[9457] = 17,\n+\t[9458] = 18,\n+\t[9459] = 19,\n+\t[9472] = 0,\n+\t[9473] = 1,\n+\t[9479] = 18,\n+\t[9481] = 19,\n+\t[9483] = 20,\n+\t[9516] = 2,\n+\t[9517] = 21,\n+\t[9518] = 3,\n+\t[9519] = 22,\n+\t[9520] = 4,\n+\t[9521] = 23,\n+\t[9522] = 5,\n+\t[9523] = 24,\n+\t[9524] = 6,\n+\t[9525] = 25,\n+\t[9526] = 7,\n+\t[9527] = 26,\n+\t[9528] = 8,\n+\t[9529] = 27,\n+\t[9530] = 9,\n+\t[9531] = 28,\n+\t[9564] = 10,\n+\t[9565] = 29,\n+\t[9566] = 11,\n+\t[9567] = 30,\n+\t[9568] = 12,\n+\t[9569] = 31,\n+\t[9570] = 13,\n+\t[9571] = 32,\n+\t[9584] = 14,\n+\t[9585] = 15,\n+\t[9586] = 16,\n+\t[9587] = 17,\n+\t[9600] = 0,\n+\t[9601] = 1,\n+\t[9607] = 20,\n+\t[9609] = 21,\n+\t[9611] = 22,\n+\t[9624] = 2,\n+\t[9626] = 3,\n+\t[9628] = 4,\n+\t[9630] = 5,\n+\t[9632] = 6,\n+\t[9634] = 7,\n+\t[9636] = 8,\n+\t[9638] = 9,\n+\t[9640] = 10,\n+\t[9642] = 11,\n+\t[9645] = 23,\n+\t[9647] = 24,\n+\t[9649] = 25,\n+\t[9651] = 26,\n+\t[9653] = 27,\n+\t[9655] = 28,\n+\t[9657] = 29,\n+\t[9659] = 30,\n+\t[9692] = 12,\n+\t[9693] = 31,\n+\t[9694] = 13,\n+\t[9695] = 32,\n+\t[9696] = 14,\n+\t[9697] = 33,\n+\t[9698] = 15,\n+\t[9699] = 34,\n+\t[9712] = 16,\n+\t[9713] = 17,\n+\t[9714] = 18,\n+\t[9715] = 19,\n+\t[9728] = 0,\n+\t[9729] = 1,\n+\t[9735] = 18,\n+\t[9737] = 19,\n+\t[9739] = 20,\n+\t[9753] = 21,\n+\t[9755] = 22,\n+\t[9757] = 23,\n+\t[9759] = 24,\n+\t[9761] = 25,\n+\t[9763] = 26,\n+\t[9765] = 27,\n+\t[9767] = 28,\n+\t[9769] = 29,\n+\t[9771] = 30,\n+\t[9772] = 2,\n+\t[9774] = 3,\n+\t[9776] = 4,\n+\t[9778] = 5,\n+\t[9780] = 6,\n+\t[9782] = 7,\n+\t[9784] = 8,\n+\t[9786] = 9,\n+\t[9820] = 10,\n+\t[9821] = 31,\n+\t[9822] = 11,\n+\t[9823] = 32,\n+\t[9824] = 12,\n+\t[9825] = 33,\n+\t[9826] = 13,\n+\t[9827] = 34,\n+\t[9840] = 14,\n+\t[9841] = 15,\n+\t[9842] = 16,\n+\t[9843] = 17,\n+\t[9856] = 0,\n+\t[9857] = 1,\n+\t[9863] = 20,\n+\t[9865] = 21,\n+\t[9867] = 22,\n+\t[9880] = 2,\n+\t[9881] = 23,\n+\t[9882] = 3,\n+\t[9883] = 24,\n+\t[9884] = 4,\n+\t[9885] = 25,\n+\t[9886] = 5,\n+\t[9887] = 26,\n+\t[9888] = 6,\n+\t[9889] = 27,\n+\t[9890] = 7,\n+\t[9891] = 28,\n+\t[9892] = 8,\n+\t[9893] = 29,\n+\t[9894] = 9,\n+\t[9895] = 30,\n+\t[9896] = 10,\n+\t[9897] = 31,\n+\t[9898] = 11,\n+\t[9899] = 32,\n+\t[9948] = 12,\n+\t[9949] = 33,\n+\t[9950] = 13,\n+\t[9951] = 34,\n+\t[9952] = 14,\n+\t[9953] = 35,\n+\t[9954] = 15,\n+\t[9955] = 36,\n+\t[9968] = 16,\n+\t[9969] = 17,\n+\t[9970] = 18,\n+\t[9971] = 19,\n+\t[9984] = 0,\n+\t[9985] = 1,\n+\t[9991] = 18,\n+\t[9993] = 19,\n+\t[9995] = 20,\n+\t[9999] = 31,\n+\t[10001] = 32,\n+\t[10003] = 33,\n+\t[10005] = 34,\n+\t[10007] = 35,\n+\t[10009] = 21,\n+\t[10011] = 22,\n+\t[10013] = 23,\n+\t[10015] = 24,\n+\t[10017] = 25,\n+\t[10019] = 26,\n+\t[10021] = 27,\n+\t[10023] = 28,\n+\t[10025] = 29,\n+\t[10027] = 30,\n+\t[10028] = 2,\n+\t[10030] = 3,\n+\t[10032] = 4,\n+\t[10034] = 5,\n+\t[10036] = 6,\n+\t[10038] = 7,\n+\t[10040] = 8,\n+\t[10042] = 9,\n+\t[10076] = 10,\n+\t[10078] = 11,\n+\t[10080] = 12,\n+\t[10082] = 13,\n+\t[10096] = 14,\n+\t[10097] = 15,\n+\t[10098] = 16,\n+\t[10099] = 17,\n+\t[10112] = 0,\n+\t[10113] = 1,\n+\t[10119] = 20,\n+\t[10121] = 21,\n+\t[10123] = 22,\n+\t[10127] = 33,\n+\t[10129] = 34,\n+\t[10131] = 35,\n+\t[10133] = 36,\n+\t[10135] = 37,\n+\t[10136] = 2,\n+\t[10137] = 23,\n+\t[10138] = 3,\n+\t[10139] = 24,\n+\t[10140] = 4,\n+\t[10141] = 25,\n+\t[10142] = 5,\n+\t[10143] = 26,\n+\t[10144] = 6,\n+\t[10145] = 27,\n+\t[10146] = 7,\n+\t[10147] = 28,\n+\t[10148] = 8,\n+\t[10149] = 29,\n+\t[10150] = 9,\n+\t[10151] = 30,\n+\t[10152] = 10,\n+\t[10153] = 31,\n+\t[10154] = 11,\n+\t[10155] = 32,\n+\t[10204] = 12,\n+\t[10206] = 13,\n+\t[10208] = 14,\n+\t[10210] = 15,\n+\t[10224] = 16,\n+\t[10225] = 17,\n+\t[10226] = 18,\n+\t[10227] = 19,\n+\t[12288] = 0,\n+\t[12289] = 1,\n+\t[12294] = 2,\n+\t[12296] = 3,\n+\t[12298] = 4,\n+\t[12332] = 5,\n+\t[12334] = 6,\n+\t[12336] = 7,\n+\t[12338] = 8,\n+\t[12340] = 9,\n+\t[12342] = 10,\n+\t[12344] = 11,\n+\t[12346] = 12,\n+\t[12416] = 0,\n+\t[12417] = 1,\n+\t[12422] = 2,\n+\t[12424] = 3,\n+\t[12426] = 4,\n+\t[12440] = 5,\n+\t[12442] = 6,\n+\t[12444] = 7,\n+\t[12446] = 8,\n+\t[12448] = 9,\n+\t[12450] = 10,\n+\t[12452] = 11,\n+\t[12454] = 12,\n+\t[12456] = 13,\n+\t[12458] = 14,\n+\t[12544] = 0,\n+\t[12545] = 1,\n+\t[12550] = 2,\n+\t[12552] = 3,\n+\t[12554] = 4,\n+\t[12588] = 8,\n+\t[12590] = 9,\n+\t[12592] = 10,\n+\t[12594] = 11,\n+\t[12596] = 12,\n+\t[12598] = 13,\n+\t[12600] = 14,\n+\t[12602] = 15,\n+\t[12644] = 5,\n+\t[12648] = 6,\n+\t[12652] = 7,\n+\t[12672] = 0,\n+\t[12673] = 1,\n+\t[12678] = 2,\n+\t[12680] = 3,\n+\t[12682] = 4,\n+\t[12696] = 8,\n+\t[12698] = 9,\n+\t[12700] = 10,\n+\t[12702] = 11,\n+\t[12704] = 12,\n+\t[12706] = 13,\n+\t[12708] = 14,\n+\t[12710] = 15,\n+\t[12712] = 16,\n+\t[12714] = 17,\n+\t[12772] = 5,\n+\t[12776] = 6,\n+\t[12780] = 7,\n+\t[12800] = 0,\n+\t[12801] = 1,\n+\t[12806] = 2,\n+\t[12808] = 3,\n+\t[12810] = 4,\n+\t[12844] = 5,\n+\t[12846] = 6,\n+\t[12848] = 7,\n+\t[12850] = 8,\n+\t[12852] = 9,\n+\t[12854] = 10,\n+\t[12856] = 11,\n+\t[12858] = 12,\n+\t[12874] = 13,\n+\t[12876] = 14,\n+\t[12878] = 15,\n+\t[12880] = 16,\n+\t[12882] = 17,\n+\t[12884] = 18,\n+\t[12886] = 19,\n+\t[12888] = 20,\n+\t[12890] = 21,\n+\t[12928] = 0,\n+\t[12929] = 1,\n+\t[12934] = 2,\n+\t[12936] = 3,\n+\t[12938] = 4,\n+\t[12952] = 5,\n+\t[12954] = 6,\n+\t[12956] = 7,\n+\t[12958] = 8,\n+\t[12960] = 9,\n+\t[12962] = 10,\n+\t[12964] = 11,\n+\t[12966] = 12,\n+\t[12968] = 13,\n+\t[12970] = 14,\n+\t[13002] = 15,\n+\t[13004] = 16,\n+\t[13006] = 17,\n+\t[13008] = 18,\n+\t[13010] = 19,\n+\t[13012] = 20,\n+\t[13014] = 21,\n+\t[13016] = 22,\n+\t[13018] = 23,\n+\t[13056] = 0,\n+\t[13057] = 1,\n+\t[13062] = 2,\n+\t[13064] = 3,\n+\t[13066] = 4,\n+\t[13100] = 5,\n+\t[13102] = 6,\n+\t[13104] = 7,\n+\t[13106] = 8,\n+\t[13108] = 9,\n+\t[13110] = 10,\n+\t[13112] = 11,\n+\t[13114] = 12,\n+\t[13148] = 13,\n+\t[13150] = 14,\n+\t[13152] = 15,\n+\t[13154] = 16,\n+\t[13184] = 0,\n+\t[13185] = 1,\n+\t[13190] = 2,\n+\t[13192] = 3,\n+\t[13194] = 4,\n+\t[13208] = 5,\n+\t[13210] = 6,\n+\t[13212] = 7,\n+\t[13214] = 8,\n+\t[13216] = 9,\n+\t[13218] = 10,\n+\t[13220] = 11,\n+\t[13222] = 12,\n+\t[13224] = 13,\n+\t[13226] = 14,\n+\t[13276] = 15,\n+\t[13278] = 16,\n+\t[13280] = 17,\n+\t[13282] = 18,\n+\t[13312] = 0,\n+\t[13313] = 1,\n+\t[13318] = 2,\n+\t[13320] = 3,\n+\t[13322] = 4,\n+\t[13356] = 8,\n+\t[13358] = 9,\n+\t[13360] = 10,\n+\t[13362] = 11,\n+\t[13364] = 12,\n+\t[13366] = 13,\n+\t[13368] = 14,\n+\t[13370] = 15,\n+\t[13386] = 16,\n+\t[13388] = 17,\n+\t[13390] = 18,\n+\t[13392] = 19,\n+\t[13394] = 20,\n+\t[13396] = 21,\n+\t[13398] = 22,\n+\t[13400] = 23,\n+\t[13402] = 24,\n+\t[13412] = 5,\n+\t[13416] = 6,\n+\t[13420] = 7,\n+\t[13440] = 0,\n+\t[13441] = 1,\n+\t[13446] = 2,\n+\t[13448] = 3,\n+\t[13450] = 4,\n+\t[13464] = 8,\n+\t[13466] = 9,\n+\t[13468] = 10,\n+\t[13470] = 11,\n+\t[13472] = 12,\n+\t[13474] = 13,\n+\t[13476] = 14,\n+\t[13478] = 15,\n+\t[13480] = 16,\n+\t[13482] = 17,\n+\t[13514] = 18,\n+\t[13516] = 19,\n+\t[13518] = 20,\n+\t[13520] = 21,\n+\t[13522] = 22,\n+\t[13524] = 23,\n+\t[13526] = 24,\n+\t[13528] = 25,\n+\t[13530] = 26,\n+\t[13540] = 5,\n+\t[13544] = 6,\n+\t[13548] = 7,\n+\t[13568] = 0,\n+\t[13569] = 1,\n+\t[13574] = 2,\n+\t[13576] = 3,\n+\t[13578] = 4,\n+\t[13612] = 8,\n+\t[13614] = 9,\n+\t[13616] = 10,\n+\t[13618] = 11,\n+\t[13620] = 12,\n+\t[13622] = 13,\n+\t[13624] = 14,\n+\t[13626] = 15,\n+\t[13660] = 16,\n+\t[13662] = 17,\n+\t[13664] = 18,\n+\t[13666] = 19,\n+\t[13668] = 5,\n+\t[13672] = 6,\n+\t[13676] = 7,\n+\t[13696] = 0,\n+\t[13697] = 1,\n+\t[13702] = 2,\n+\t[13704] = 3,\n+\t[13706] = 4,\n+\t[13720] = 8,\n+\t[13722] = 9,\n+\t[13724] = 10,\n+\t[13726] = 11,\n+\t[13728] = 12,\n+\t[13730] = 13,\n+\t[13732] = 14,\n+\t[13734] = 15,\n+\t[13736] = 16,\n+\t[13738] = 17,\n+\t[13788] = 18,\n+\t[13790] = 19,\n+\t[13792] = 20,\n+\t[13794] = 21,\n+\t[13796] = 5,\n+\t[13800] = 6,\n+\t[13804] = 7\n };\ndiff --git a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_thor_act.c b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_thor_act.c\nindex 8869ab1c33..9d4ea8b422 100644\n--- a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_thor_act.c\n+++ b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_thor_act.c\n@@ -1,10 +1,8 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n-/* date: Fri Oct  8 11:41:10 2021 */\n-\n #include \"ulp_template_db_enum.h\"\n #include \"ulp_template_db_field.h\"\n #include \"ulp_template_struct.h\"\n@@ -15,7 +13,7 @@ struct bnxt_ulp_mapper_tmpl_info ulp_thor_act_tmpl_list[] = {\n \t/* act_tid: 1, ingress */\n \t[1] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_THOR,\n-\t.num_tbls = 5,\n+\t.num_tbls = 9,\n \t.start_tbl_idx = 0,\n \t.reject_info = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n@@ -25,56 +23,128 @@ struct bnxt_ulp_mapper_tmpl_info ulp_thor_act_tmpl_list[] = {\n \t/* act_tid: 2, ingress */\n \t[2] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_THOR,\n-\t.num_tbls = 6,\n-\t.start_tbl_idx = 5,\n+\t.num_tbls = 10,\n+\t.start_tbl_idx = 9,\n \t.reject_info = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n-\t\t.cond_start_idx = 3,\n+\t\t.cond_start_idx = 9,\n \t\t.cond_nums = 0 }\n \t},\n \t/* act_tid: 3, ingress */\n \t[3] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_THOR,\n-\t.num_tbls = 4,\n-\t.start_tbl_idx = 11,\n+\t.num_tbls = 6,\n+\t.start_tbl_idx = 19,\n \t.reject_info = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n-\t\t.cond_start_idx = 4,\n+\t\t.cond_start_idx = 13,\n \t\t.cond_nums = 0 }\n \t},\n-\t/* act_tid: 4, egress */\n+\t/* act_tid: 4, ingress */\n \t[4] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_THOR,\n-\t.num_tbls = 5,\n-\t.start_tbl_idx = 15,\n+\t.num_tbls = 7,\n+\t.start_tbl_idx = 25,\n \t.reject_info = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n-\t\t.cond_start_idx = 7,\n+\t\t.cond_start_idx = 18,\n \t\t.cond_nums = 0 }\n \t},\n-\t/* act_tid: 5, egress */\n+\t/* act_tid: 5, ingress */\n \t[5] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_THOR,\n-\t.num_tbls = 4,\n-\t.start_tbl_idx = 20,\n+\t.num_tbls = 20,\n+\t.start_tbl_idx = 32,\n \t.reject_info = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n-\t\t.cond_start_idx = 12,\n+\t\t.cond_start_idx = 25,\n \t\t.cond_nums = 0 }\n \t},\n \t/* act_tid: 6, egress */\n \t[6] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_THOR,\n-\t.num_tbls = 12,\n-\t.start_tbl_idx = 24,\n+\t.num_tbls = 7,\n+\t.start_tbl_idx = 52,\n \t.reject_info = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n-\t\t.cond_start_idx = 15,\n+\t\t.cond_start_idx = 40,\n+\t\t.cond_nums = 0 }\n+\t},\n+\t/* act_tid: 7, egress */\n+\t[7] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_THOR,\n+\t.num_tbls = 6,\n+\t.start_tbl_idx = 59,\n+\t.reject_info = {\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n+\t\t.cond_start_idx = 47,\n+\t\t.cond_nums = 0 }\n+\t},\n+\t/* act_tid: 8, egress */\n+\t[8] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_THOR,\n+\t.num_tbls = 15,\n+\t.start_tbl_idx = 65,\n+\t.reject_info = {\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n+\t\t.cond_start_idx = 52,\n+\t\t.cond_nums = 0 }\n+\t},\n+\t/* act_tid: 9, egress */\n+\t[9] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_THOR,\n+\t.num_tbls = 5,\n+\t.start_tbl_idx = 80,\n+\t.reject_info = {\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n+\t\t.cond_start_idx = 68,\n+\t\t.cond_nums = 0 }\n+\t},\n+\t/* act_tid: 10, egress */\n+\t[10] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_THOR,\n+\t.num_tbls = 11,\n+\t.start_tbl_idx = 85,\n+\t.reject_info = {\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n+\t\t.cond_start_idx = 71,\n \t\t.cond_nums = 0 }\n \t}\n };\n \n struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n+\t{ /* act_tid: 1, , table: shared_meter_tbl_cache.rd */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_METER_TBL_CACHE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 2,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 0,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 0,\n+\t.blob_key_bit_size = 32,\n+\t.key_bit_size = 32,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 0,\n+\t.ident_nums = 1\n+\t},\n+\t{ /* act_tid: 1, , table: control.meter_chk */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1023,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 1,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n \t{ /* act_tid: 1, , table: shared_mirror_record.rd */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n \t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n@@ -83,20 +153,31 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n+\t\t.cond_false_goto = 2,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 0,\n+\t\t.cond_start_idx = 2,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n-\t.key_start_idx = 0,\n-\t.blob_key_bit_size = 1,\n-\t.key_bit_size = 1,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 1,\n+\t.blob_key_bit_size = 4,\n+\t.key_bit_size = 4,\n \t.key_num_fields = 1,\n-\t.ident_start_idx = 0,\n+\t.ident_start_idx = 1,\n \t.ident_nums = 1\n \t},\n+\t{ /* act_tid: 1, , table: control.mirror */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1023,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 3,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n \t{ /* act_tid: 1, , table: int_flow_counter_tbl.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n@@ -107,7 +188,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 1,\n+\t\t.cond_start_idx = 4,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n@@ -124,10 +205,10 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n \t.direction = TF_DIR_RX,\n \t.execute_info = {\n-\t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 2,\n+\t\t.cond_true_goto  = 2,\n+\t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 2,\n+\t\t.cond_start_idx = 5,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n@@ -137,6 +218,26 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t.result_num_fields = 0,\n \t.encap_num_fields = 47\n \t},\n+\t{ /* act_tid: 1, , table: mod_record.ing_no_ttl */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 2,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_OR,\n+\t\t.cond_start_idx = 6,\n+\t\t.cond_nums = 3 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 48,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 47\n+\t},\n \t{ /* act_tid: 1, , table: int_full_act_record.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n@@ -147,13 +248,13 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 3,\n+\t\t.cond_start_idx = 9,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n-\t.result_start_idx = 48,\n+\t.result_start_idx = 95,\n \t.result_bit_size = 128,\n \t.result_num_fields = 17\n \t},\n@@ -167,24 +268,88 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 0,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 3,\n+\t\t.cond_start_idx = 9,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n-\t.result_start_idx = 65,\n+\t.result_start_idx = 112,\n \t.result_bit_size = 64,\n \t.result_num_fields = 13\n \t},\n-\t{ /* act_tid: 2, , table: control.0 */\n+\t{ /* act_tid: 2, , table: control.delete_chk */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n \t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 4,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 9,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n+\t{ /* act_tid: 2, , table: shared_mirror_record.del_chk */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_MIRROR,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 3,\n+\t\t.cond_start_idx = 10,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.ref_cnt_opcode = BNXT_ULP_REF_CNT_OPC_NOP,\n+\t.key_start_idx = 2,\n+\t.blob_key_bit_size = 4,\n+\t.key_bit_size = 4,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 2,\n+\t.ident_nums = 1\n+\t},\n+\t{ /* act_tid: 2, , table: control.mirror_del_exist_chk */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 10,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n+\t{ /* act_tid: 2, , table: control.mirror_ref_cnt_chk */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 1023,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 11,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_DELETE_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.func_info = {\n+\t\t.func_opc = BNXT_ULP_FUNC_OPC_EQ,\n+\t\t.func_src1 = BNXT_ULP_FUNC_SRC_REGFILE,\n+\t\t.func_opr1 = BNXT_ULP_RF_IDX_REF_CNT,\n+\t\t.func_src2 = BNXT_ULP_FUNC_SRC_CONST,\n+\t\t.func_opr2 = 1,\n+\t\t.func_dst_opr = BNXT_ULP_RF_IDX_CC }\n+\t},\n+\t{ /* act_tid: 2, , table: control.create */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 12,\n \t\t.cond_nums = 0 },\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID\n@@ -199,14 +364,14 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 3,\n+\t\t.cond_start_idx = 12,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MIRROR_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n-\t.result_start_idx = 78,\n+\t.result_start_idx = 125,\n \t.result_bit_size = 32,\n \t.result_num_fields = 5\n \t},\n@@ -220,14 +385,14 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 3,\n+\t\t.cond_start_idx = 12,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n-\t.result_start_idx = 83,\n+\t.result_start_idx = 130,\n \t.result_bit_size = 64,\n \t.result_num_fields = 1\n \t},\n@@ -241,14 +406,14 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 4,\n+\t\t.cond_start_idx = 13,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n-\t.result_start_idx = 84,\n+\t.result_start_idx = 131,\n \t.result_bit_size = 64,\n \t.result_num_fields = 13,\n \t.encap_num_fields = 0\n@@ -263,13 +428,13 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 4,\n+\t\t.cond_start_idx = 13,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MIRROR_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n-\t.result_start_idx = 97,\n+\t.result_start_idx = 144,\n \t.result_bit_size = 32,\n \t.result_num_fields = 5\n \t},\n@@ -283,19 +448,54 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 0,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 4,\n+\t\t.cond_start_idx = 13,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n-\t.key_start_idx = 1,\n-\t.blob_key_bit_size = 1,\n-\t.key_bit_size = 1,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.ref_cnt_opcode = BNXT_ULP_REF_CNT_OPC_INC,\n+\t.key_start_idx = 3,\n+\t.blob_key_bit_size = 4,\n+\t.key_bit_size = 4,\n \t.key_num_fields = 1,\n-\t.result_start_idx = 102,\n+\t.result_start_idx = 149,\n \t.result_bit_size = 36,\n \t.result_num_fields = 2\n \t},\n+\t{ /* act_tid: 3, , table: shared_mirror_record.rd */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_MIRROR,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 2,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 13,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 4,\n+\t.blob_key_bit_size = 4,\n+\t.key_bit_size = 4,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 3,\n+\t.ident_nums = 1\n+\t},\n+\t{ /* act_tid: 3, , table: control.mirror */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1023,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 14,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n \t{ /* act_tid: 3, , table: int_flow_counter_tbl.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n@@ -306,12 +506,12 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 4,\n+\t\t.cond_start_idx = 15,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 104,\n+\t.result_start_idx = 151,\n \t.result_bit_size = 64,\n \t.result_num_fields = 1\n \t},\n@@ -325,12 +525,12 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 2,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 5,\n+\t\t.cond_start_idx = 16,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 105,\n+\t.result_start_idx = 152,\n \t.result_bit_size = 0,\n \t.result_num_fields = 0,\n \t.encap_num_fields = 47\n@@ -345,12 +545,12 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 6,\n+\t\t.cond_start_idx = 17,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 152,\n+\t.result_start_idx = 199,\n \t.result_bit_size = 0,\n \t.result_num_fields = 0,\n \t.encap_num_fields = 47\n@@ -365,386 +565,564 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 0,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 7,\n+\t\t.cond_start_idx = 18,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 199,\n+\t.result_start_idx = 246,\n \t.result_bit_size = 128,\n \t.result_num_fields = 17\n \t},\n+\t{ /* act_tid: 4, , table: shared_mirror_record.rd */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_MIRROR,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 2,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 18,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 5,\n+\t.blob_key_bit_size = 4,\n+\t.key_bit_size = 4,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 4,\n+\t.ident_nums = 1\n+\t},\n+\t{ /* act_tid: 4, , table: control.mirror */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1023,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 19,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n \t{ /* act_tid: 4, , table: int_flow_counter_tbl.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n \t.resource_sub_type =\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_INT_COUNT,\n-\t.direction = TF_DIR_TX,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 7,\n+\t\t.cond_start_idx = 20,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 216,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 263,\n \t.result_bit_size = 64,\n \t.result_num_fields = 1\n \t},\n-\t{ /* act_tid: 4, , table: int_vtag_encap_record.0 */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_ACT_ENCAP_16B,\n+\t{ /* act_tid: 4, , table: vnic_interface_rss_config.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_VNIC_TABLE,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_VNIC_TABLE_RSS,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 8,\n+\t\t.cond_start_idx = 21,\n \t\t.cond_nums = 1 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_ENCAP_PTR_0,\n+\t.tbl_opcode = BNXT_ULP_VNIC_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_RSS_VNIC,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 217,\n+\t.result_start_idx = 264,\n \t.result_bit_size = 0,\n-\t.result_num_fields = 0,\n-\t.encap_num_fields = 11\n+\t.result_num_fields = 0\n \t},\n-\t{ /* act_tid: 4, , table: mod_record.dec_ttl_egr */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t{ /* act_tid: 4, , table: vnic_interface_queue_config.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_VNIC_TABLE,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_VNIC_TABLE_QUEUE,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 9,\n+\t\t.cond_start_idx = 22,\n \t\t.cond_nums = 1 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n+\t.tbl_opcode = BNXT_ULP_VNIC_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_RSS_VNIC,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 228,\n+\t.result_start_idx = 264,\n \t.result_bit_size = 0,\n-\t.result_num_fields = 0,\n-\t.encap_num_fields = 47\n+\t.result_num_fields = 0\n \t},\n-\t{ /* act_tid: 4, , table: int_full_act_record.0 */\n+\t{ /* act_tid: 4, , table: int_compact_act_record.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_type = TF_TBL_TYPE_COMPACT_ACT_RECORD,\n \t.resource_sub_type =\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_OR,\n-\t\t.cond_start_idx = 10,\n+\t\t.cond_start_idx = 23,\n \t\t.cond_nums = 2 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 275,\n-\t.result_bit_size = 128,\n-\t.result_num_fields = 17\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 264,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 13,\n+\t.encap_num_fields = 0\n \t},\n-\t{ /* act_tid: 4, , table: int_compact_act_record.0 */\n+\t{ /* act_tid: 4, , table: int_compact_act_record.1 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_COMPACT_ACT_RECORD,\n \t.resource_sub_type =\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 0,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 12,\n+\t\t.cond_start_idx = 25,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 292,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 277,\n \t.result_bit_size = 64,\n-\t.result_num_fields = 13\n+\t.result_num_fields = 13,\n+\t.encap_num_fields = 0\n \t},\n-\t{ /* act_tid: 5, , table: int_flow_counter_tbl.0 */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n+\t{ /* act_tid: 5, , table: control.create_check */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 11,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 25,\n+\t\t.cond_nums = 2 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n+\t{ /* act_tid: 5, , table: meter_profile_tbl_cache.rd */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_INT_COUNT,\n-\t.direction = TF_DIR_TX,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_METER_PROFILE_TBL_CACHE,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n+\t\t.cond_false_goto = 4,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 12,\n+\t\t.cond_start_idx = 27,\n \t\t.cond_nums = 1 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 305,\n-\t.result_bit_size = 64,\n-\t.result_num_fields = 1\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.ref_cnt_opcode = BNXT_ULP_REF_CNT_OPC_NOP,\n+\t.key_start_idx = 6,\n+\t.blob_key_bit_size = 32,\n+\t.key_bit_size = 32,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 5,\n+\t.ident_nums = 0\n \t},\n-\t{ /* act_tid: 5, , table: mod_record.ing_ttl */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n+\t{ /* act_tid: 5, , table: control.shared_meter_profile_0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n-\t\t.cond_true_goto  = 2,\n-\t\t.cond_false_goto = 1,\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1023,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 13,\n+\t\t.cond_start_idx = 28,\n \t\t.cond_nums = 1 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 306,\n-\t.result_bit_size = 0,\n-\t.result_num_fields = 0,\n-\t.encap_num_fields = 47\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID\n \t},\n-\t{ /* act_tid: 5, , table: mod_record.ing_no_ttl */\n+\t{ /* act_tid: 5, , table: meter_profile_tbl.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.resource_type = TF_TBL_TYPE_METER_PROF,\n \t.resource_sub_type =\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 14,\n-\t\t.cond_nums = 1 },\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 29,\n+\t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 353,\n-\t.result_bit_size = 0,\n-\t.result_num_fields = 0,\n-\t.encap_num_fields = 47\n+\t.tbl_operand = BNXT_ULP_RF_IDX_METER_PROFILE_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.result_start_idx = 290,\n+\t.result_bit_size = 65,\n+\t.result_num_fields = 11\n \t},\n-\t{ /* act_tid: 5, , table: int_full_act_record.0 */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t{ /* act_tid: 5, , table: meter_profile_tbl_cache.wr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TBL_TYPE_METER_PROF,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_METER_PROFILE_TBL_CACHE,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 0,\n-\t\t.cond_false_goto = 0,\n+\t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 15,\n+\t\t.cond_start_idx = 29,\n \t\t.cond_nums = 0 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 400,\n-\t.result_bit_size = 128,\n-\t.result_num_fields = 17\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.key_start_idx = 7,\n+\t.blob_key_bit_size = 32,\n+\t.key_bit_size = 32,\n+\t.key_num_fields = 1,\n+\t.result_start_idx = 301,\n+\t.result_bit_size = 42,\n+\t.result_num_fields = 2\n \t},\n-\t{ /* act_tid: 6, , table: int_flow_counter_tbl.0 */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n+\t{ /* act_tid: 5, , table: shared_meter_tbl_cache.rd */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_INT_COUNT,\n-\t.direction = TF_DIR_TX,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_METER_TBL_CACHE,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n+\t\t.cond_false_goto = 1023,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 15,\n+\t\t.cond_start_idx = 29,\n \t\t.cond_nums = 1 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 417,\n-\t.result_bit_size = 64,\n-\t.result_num_fields = 1\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.ref_cnt_opcode = BNXT_ULP_REF_CNT_OPC_NOP,\n+\t.key_start_idx = 8,\n+\t.blob_key_bit_size = 32,\n+\t.key_bit_size = 32,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 5,\n+\t.ident_nums = 0\n+\t},\n+\t{ /* act_tid: 5, , table: control.meter_created_chk */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1023,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 30,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID\n \t},\n-\t{ /* act_tid: 6, , table: source_property_cache.rd */\n+\t{ /* act_tid: 5, , table: meter_profile_tbl_cache.rd2 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOURCE_PROPERTY_CACHE,\n-\t.direction = TF_DIR_TX,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_METER_PROFILE_TBL_CACHE,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 16,\n-\t\t.cond_nums = 1 },\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 31,\n+\t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2,\n-\t.blob_key_bit_size = 80,\n-\t.key_bit_size = 80,\n-\t.key_num_fields = 2,\n-\t.ident_start_idx = 1,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.key_start_idx = 9,\n+\t.blob_key_bit_size = 32,\n+\t.key_bit_size = 32,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 5,\n \t.ident_nums = 1\n \t},\n-\t{ /* act_tid: 6, , table: control.0 */\n+\t{ /* act_tid: 5, , table: control.shared_meter_profile_chk */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n-\t.direction = TF_DIR_TX,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n-\t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 3,\n+\t\t.cond_true_goto  = 1023,\n+\t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 17,\n+\t\t.cond_start_idx = 31,\n \t\t.cond_nums = 1 },\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n-\t.fdb_operand = BNXT_ULP_RF_IDX_RID\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n \t},\n-\t{ /* act_tid: 6, , table: sp_smac_ipv4.0 */\n+\t{ /* act_tid: 5, , table: meter_tbl.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.resource_type = TF_TBL_TYPE_METER_INST,\n \t.resource_sub_type =\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 18,\n-\t\t.cond_nums = 1 },\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 32,\n+\t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_SP_PTR,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_METER_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n-\t.record_size = 16,\n-\t.result_start_idx = 418,\n-\t.result_bit_size = 0,\n-\t.result_num_fields = 0,\n-\t.encap_num_fields = 3\n+\t.result_start_idx = 303,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 5\n \t},\n-\t{ /* act_tid: 6, , table: source_property_cache.wr */\n+\t{ /* act_tid: 5, , table: shared_meter_tbl_cache.wr */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOURCE_PROPERTY_CACHE,\n-\t.direction = TF_DIR_TX,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_METER_TBL_CACHE,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n-\t\t.cond_true_goto  = 1,\n+\t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 19,\n+\t\t.cond_start_idx = 32,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 4,\n-\t.blob_key_bit_size = 80,\n-\t.key_bit_size = 80,\n-\t.key_num_fields = 2,\n-\t.result_start_idx = 421,\n-\t.result_bit_size = 48,\n-\t.result_num_fields = 2\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.key_start_idx = 10,\n+\t.blob_key_bit_size = 32,\n+\t.key_bit_size = 32,\n+\t.key_num_fields = 1,\n+\t.result_start_idx = 308,\n+\t.result_bit_size = 74,\n+\t.result_num_fields = 3\n \t},\n-\t{ /* act_tid: 6, , table: sp_smac_ipv6.0 */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n+\t{ /* act_tid: 5, , table: control.delete_check */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n+\t\t.cond_false_goto = 5,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 19,\n+\t\t.cond_start_idx = 32,\n \t\t.cond_nums = 1 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_SP_PTR,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.record_size = 32,\n-\t.result_start_idx = 423,\n-\t.result_bit_size = 0,\n-\t.result_num_fields = 0,\n-\t.encap_num_fields = 3\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n \t},\n-\t{ /* act_tid: 6, , table: vxlan_encap_rec_cache.rd */\n+\t{ /* act_tid: 5, , table: meter_profile_tbl_cache.del_chk */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_VXLAN_ENCAP_REC_CACHE,\n-\t.direction = TF_DIR_TX,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_METER_PROFILE_TBL_CACHE,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n+\t\t.cond_false_goto = 2,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 20,\n-\t\t.cond_nums = 2 },\n+\t\t.cond_start_idx = 33,\n+\t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 6,\n-\t.blob_key_bit_size = 136,\n-\t.key_bit_size = 136,\n-\t.key_num_fields = 5,\n-\t.ident_start_idx = 2,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.ref_cnt_opcode = BNXT_ULP_REF_CNT_OPC_NOP,\n+\t.key_start_idx = 11,\n+\t.blob_key_bit_size = 32,\n+\t.key_bit_size = 32,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 6,\n \t.ident_nums = 1\n \t},\n-\t{ /* act_tid: 6, , table: control.0 */\n+\t{ /* act_tid: 5, , table: control.mtr_prof_ref_cnt_chk */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n-\t.direction = TF_DIR_TX,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n-\t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 3,\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 1023,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 22,\n+\t\t.cond_start_idx = 34,\n \t\t.cond_nums = 1 },\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n-\t.fdb_operand = BNXT_ULP_RF_IDX_RID\n-\t},\n-\t{ /* act_tid: 6, , table: int_tun_encap_record.ipv4_vxlan */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_ACT_ENCAP_64B,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n-\t.execute_info = {\n-\t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 23,\n-\t\t.cond_nums = 2 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_ENCAP_PTR_0,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_DELETE_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n-\t.result_start_idx = 426,\n-\t.result_bit_size = 0,\n-\t.result_num_fields = 0,\n-\t.encap_num_fields = 30\n-\t},\n-\t{ /* act_tid: 6, , table: vxlan_encap_rec_cache.wr */\n+\t.func_info = {\n+\t\t.func_opc = BNXT_ULP_FUNC_OPC_EQ,\n+\t\t.func_src1 = BNXT_ULP_FUNC_SRC_REGFILE,\n+\t\t.func_opr1 = BNXT_ULP_RF_IDX_REF_CNT,\n+\t\t.func_src2 = BNXT_ULP_FUNC_SRC_CONST,\n+\t\t.func_opr2 = 1,\n+\t\t.func_dst_opr = BNXT_ULP_RF_IDX_CC }\n+\t},\n+\t{ /* act_tid: 5, , table: shared_meter_tbl_cache.del_chk */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_VXLAN_ENCAP_REC_CACHE,\n-\t.direction = TF_DIR_TX,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_METER_TBL_CACHE,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 25,\n-\t\t.cond_nums = 0 },\n-\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n+\t\t.cond_false_goto = 1023,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 35,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 11,\n-\t.blob_key_bit_size = 136,\n-\t.key_bit_size = 136,\n-\t.key_num_fields = 5,\n-\t.result_start_idx = 456,\n-\t.result_bit_size = 48,\n-\t.result_num_fields = 2\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.ref_cnt_opcode = BNXT_ULP_REF_CNT_OPC_NOP,\n+\t.key_start_idx = 12,\n+\t.blob_key_bit_size = 32,\n+\t.key_bit_size = 32,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 7,\n+\t.ident_nums = 1\n+\t},\n+\t{ /* act_tid: 5, , table: control.shared_mtr_ref_cnt_chk */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 1023,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 36,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_DELETE_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.func_info = {\n+\t\t.func_opc = BNXT_ULP_FUNC_OPC_EQ,\n+\t\t.func_src1 = BNXT_ULP_FUNC_SRC_REGFILE,\n+\t\t.func_opr1 = BNXT_ULP_RF_IDX_REF_CNT,\n+\t\t.func_src2 = BNXT_ULP_FUNC_SRC_CONST,\n+\t\t.func_opr2 = 1,\n+\t\t.func_dst_opr = BNXT_ULP_RF_IDX_CC }\n+\t},\n+\t{ /* act_tid: 5, , table: control.update_check */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1023,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 37,\n+\t\t.cond_nums = 0 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n+\t{ /* act_tid: 5, , table: shared_meter_tbl_cache.rd_update */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_METER_TBL_CACHE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1023,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 37,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.ref_cnt_opcode = BNXT_ULP_REF_CNT_OPC_NOP,\n+\t.key_start_idx = 13,\n+\t.blob_key_bit_size = 32,\n+\t.key_bit_size = 32,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 8,\n+\t.ident_nums = 1\n \t},\n-\t{ /* act_tid: 6, , table: int_tun_encap_record.ipv6_vxlan */\n+\t{ /* act_tid: 5, , table: meter_tbl.update_rd */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.resource_type = TF_TBL_TYPE_METER_INST,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1023,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 38,\n+\t\t.cond_nums = 2 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_RD_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_METER_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.ident_start_idx = 9,\n+\t.ident_nums = 3,\n+\t.result_bit_size = 64\n+\t},\n+\t{ /* act_tid: 5, , table: meter_tbl.update_wr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_METER_INST,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 0,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 40,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_METER_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.result_start_idx = 311,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 5\n+\t},\n+\t{ /* act_tid: 6, , table: shared_mirror_record.rd */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_MIRROR,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 2,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 40,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 14,\n+\t.blob_key_bit_size = 4,\n+\t.key_bit_size = 4,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 12,\n+\t.ident_nums = 1\n+\t},\n+\t{ /* act_tid: 6, , table: control.mirror */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1023,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 41,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n+\t{ /* act_tid: 6, , table: int_flow_counter_tbl.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_INT_COUNT,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 42,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 316,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 1\n+\t},\n+\t{ /* act_tid: 6, , table: int_vtag_encap_record.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_ENCAP_16B,\n \t.resource_sub_type =\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n \t.direction = TF_DIR_TX,\n@@ -752,15 +1130,35 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 25,\n-\t\t.cond_nums = 2 },\n+\t\t.cond_start_idx = 43,\n+\t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_ENCAP_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 458,\n+\t.result_start_idx = 317,\n \t.result_bit_size = 0,\n \t.result_num_fields = 0,\n-\t.encap_num_fields = 30\n+\t.encap_num_fields = 11\n+\t},\n+\t{ /* act_tid: 6, , table: mod_record.dec_ttl_egr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 44,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 328,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 47\n \t},\n \t{ /* act_tid: 6, , table: int_full_act_record.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n@@ -770,516 +1168,4512 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_act_tbl_list[] = {\n \t.direction = TF_DIR_TX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 0,\n-\t\t.cond_false_goto = 0,\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 27,\n-\t\t.cond_nums = 0 },\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_OR,\n+\t\t.cond_start_idx = 45,\n+\t\t.cond_nums = 2 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n-\t.result_start_idx = 488,\n+\t.result_start_idx = 375,\n \t.result_bit_size = 128,\n \t.result_num_fields = 17\n-\t}\n-};\n-\n-struct bnxt_ulp_mapper_cond_info ulp_thor_act_cond_list[] = {\n-\t/* cond_execute: act_tid: 1, shared_mirror_record.rd */\n-\t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n-\t},\n-\t/* cond_execute: act_tid: 1, int_flow_counter_tbl.0 */\n-\t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n-\t},\n-\t/* cond_execute: act_tid: 1, mod_record.ing_ttl */\n-\t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n \t},\n-\t/* cond_execute: act_tid: 2, int_flow_counter_tbl.0 */\n-\t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t{ /* act_tid: 6, , table: int_compact_act_record.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_COMPACT_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 0,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 47,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 392,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 13\n \t},\n-\t/* cond_execute: act_tid: 3, int_flow_counter_tbl.0 */\n-\t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t{ /* act_tid: 7, , table: shared_mirror_record.rd */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_MIRROR,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 2,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 47,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 15,\n+\t.blob_key_bit_size = 4,\n+\t.key_bit_size = 4,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 13,\n+\t.ident_nums = 1\n \t},\n-\t/* cond_execute: act_tid: 3, mod_record.ing_ttl */\n-\t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t{ /* act_tid: 7, , table: control.mirror */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1023,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 48,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n \t},\n-\t/* cond_execute: act_tid: 3, mod_record.ing_no_ttl */\n-\t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_NOT_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t{ /* act_tid: 7, , table: int_flow_counter_tbl.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_INT_COUNT,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 49,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 405,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 1\n \t},\n-\t/* cond_execute: act_tid: 4, int_flow_counter_tbl.0 */\n-\t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t{ /* act_tid: 7, , table: mod_record.ing_ttl */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 2,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 50,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 406,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 47\n \t},\n-\t/* cond_execute: act_tid: 4, int_vtag_encap_record.0 */\n-\t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_PUSH_VLAN\n+\t{ /* act_tid: 7, , table: mod_record.ing_no_ttl */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 51,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 453,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 47\n+\t},\n+\t{ /* act_tid: 7, , table: int_full_act_record.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 0,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 52,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 500,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 17\n+\t},\n+\t{ /* act_tid: 8, , table: shared_mirror_record.rd */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_MIRROR,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 2,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 52,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 16,\n+\t.blob_key_bit_size = 4,\n+\t.key_bit_size = 4,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 14,\n+\t.ident_nums = 1\n+\t},\n+\t{ /* act_tid: 8, , table: control.mirror */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1023,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 53,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n+\t{ /* act_tid: 8, , table: int_flow_counter_tbl.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_INT_COUNT,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 54,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 517,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 1\n+\t},\n+\t{ /* act_tid: 8, , table: source_property_cache.rd */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOURCE_PROPERTY_CACHE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 55,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 17,\n+\t.blob_key_bit_size = 80,\n+\t.key_bit_size = 80,\n+\t.key_num_fields = 2,\n+\t.ident_start_idx = 15,\n+\t.ident_nums = 1\n+\t},\n+\t{ /* act_tid: 8, , table: control.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 3,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 56,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID\n+\t},\n+\t{ /* act_tid: 8, , table: sp_smac_ipv4.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 57,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_SP_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.record_size = 16,\n+\t.result_start_idx = 518,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 3\n+\t},\n+\t{ /* act_tid: 8, , table: source_property_cache.wr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SOURCE_PROPERTY_CACHE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 58,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 19,\n+\t.blob_key_bit_size = 80,\n+\t.key_bit_size = 80,\n+\t.key_num_fields = 2,\n+\t.result_start_idx = 521,\n+\t.result_bit_size = 48,\n+\t.result_num_fields = 2\n+\t},\n+\t{ /* act_tid: 8, , table: sp_smac_ipv6.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 58,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_SP_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.record_size = 32,\n+\t.result_start_idx = 523,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 3\n+\t},\n+\t{ /* act_tid: 8, , table: vxlan_encap_rec_cache.rd */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_VXLAN_ENCAP_REC_CACHE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 59,\n+\t\t.cond_nums = 2 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 21,\n+\t.blob_key_bit_size = 136,\n+\t.key_bit_size = 136,\n+\t.key_num_fields = 5,\n+\t.ident_start_idx = 16,\n+\t.ident_nums = 1\n+\t},\n+\t{ /* act_tid: 8, , table: mod_record.ing_l2write */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_OR,\n+\t\t.cond_start_idx = 61,\n+\t\t.cond_nums = 2 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 526,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 47\n+\t},\n+\t{ /* act_tid: 8, , table: control.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 3,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 63,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID\n+\t},\n+\t{ /* act_tid: 8, , table: int_tun_encap_record.ipv4_vxlan */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 64,\n+\t\t.cond_nums = 2 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_ENCAP_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.result_start_idx = 573,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 30\n+\t},\n+\t{ /* act_tid: 8, , table: vxlan_encap_rec_cache.wr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_VXLAN_ENCAP_REC_CACHE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 66,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 26,\n+\t.blob_key_bit_size = 136,\n+\t.key_bit_size = 136,\n+\t.key_num_fields = 5,\n+\t.result_start_idx = 603,\n+\t.result_bit_size = 48,\n+\t.result_num_fields = 2\n+\t},\n+\t{ /* act_tid: 8, , table: int_tun_encap_record.ipv6_vxlan */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_ENCAP_64B,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 66,\n+\t\t.cond_nums = 2 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_ENCAP_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 605,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 30\n+\t},\n+\t{ /* act_tid: 8, , table: int_full_act_record.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 0,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 68,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 635,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 17\n+\t},\n+\t{ /* act_tid: 9, , table: shared_mirror_record.rd */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_MIRROR,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 2,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 68,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 31,\n+\t.blob_key_bit_size = 4,\n+\t.key_bit_size = 4,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 17,\n+\t.ident_nums = 1\n+\t},\n+\t{ /* act_tid: 9, , table: control.mirror */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1023,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 69,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n+\t{ /* act_tid: 9, , table: int_flow_counter_tbl.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_INT_COUNT,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 70,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 652,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 1\n+\t},\n+\t{ /* act_tid: 9, , table: mod_record.vf_2_vf */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 71,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 653,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 47\n+\t},\n+\t{ /* act_tid: 9, , table: int_full_act_record.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 0,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 71,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 700,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 17\n+\t},\n+\t{ /* act_tid: 10, , table: control.delete_chk */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 4,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 71,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n+\t{ /* act_tid: 10, , table: shared_mirror_record.del_chk */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_MIRROR,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 72,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.ref_cnt_opcode = BNXT_ULP_REF_CNT_OPC_NOP,\n+\t.key_start_idx = 32,\n+\t.blob_key_bit_size = 4,\n+\t.key_bit_size = 4,\n+\t.key_num_fields = 1,\n+\t.ident_start_idx = 18,\n+\t.ident_nums = 1\n+\t},\n+\t{ /* act_tid: 10, , table: control.mirror_del_exist_chk */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 72,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n+\t{ /* act_tid: 10, , table: control.mirror_ref_cnt_chk */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 1023,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 73,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_DELETE_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.func_info = {\n+\t\t.func_opc = BNXT_ULP_FUNC_OPC_EQ,\n+\t\t.func_src1 = BNXT_ULP_FUNC_SRC_REGFILE,\n+\t\t.func_opr1 = BNXT_ULP_RF_IDX_REF_CNT,\n+\t\t.func_src2 = BNXT_ULP_FUNC_SRC_CONST,\n+\t\t.func_opr2 = 1,\n+\t\t.func_dst_opr = BNXT_ULP_RF_IDX_CC }\n+\t},\n+\t{ /* act_tid: 10, , table: control.create */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 74,\n+\t\t.cond_nums = 0 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID\n+\t},\n+\t{ /* act_tid: 10, , table: mirror_tbl.alloc */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 74,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MIRROR_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 717,\n+\t.result_bit_size = 32,\n+\t.result_num_fields = 5\n+\t},\n+\t{ /* act_tid: 10, , table: int_flow_counter_tbl.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_INT_COUNT,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 74,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 722,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 1\n+\t},\n+\t{ /* act_tid: 10, , table: mod_record.vf_2_vf */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 75,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.result_start_idx = 723,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 47\n+\t},\n+\t{ /* act_tid: 10, , table: int_full_act_record.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 75,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 770,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 17\n+\t},\n+\t{ /* act_tid: 10, , table: mirror_tbl.wr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 75,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MIRROR_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 787,\n+\t.result_bit_size = 32,\n+\t.result_num_fields = 5\n+\t},\n+\t{ /* act_tid: 10, , table: shared_mirror_record.wr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TBL_TYPE_MIRROR_CONFIG,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_SHARED_MIRROR,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 0,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 75,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.ref_cnt_opcode = BNXT_ULP_REF_CNT_OPC_INC,\n+\t.key_start_idx = 33,\n+\t.blob_key_bit_size = 4,\n+\t.key_bit_size = 4,\n+\t.key_num_fields = 1,\n+\t.result_start_idx = 792,\n+\t.result_bit_size = 36,\n+\t.result_num_fields = 2\n+\t}\n+};\n+\n+struct bnxt_ulp_mapper_cond_info ulp_thor_act_cond_list[] = {\n+\t/* cond_execute: act_tid: 1, shared_meter_tbl_cache.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_METER\n+\t},\n+\t/* cond_execute: act_tid: 1, control.meter_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 1, shared_mirror_record.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n+\t},\n+\t/* cond_execute: act_tid: 1, control.mirror */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 1, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t},\n+\t/* cond_execute: act_tid: 1, mod_record.ing_ttl */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t},\n+\t/* cond_execute: act_tid: 1, mod_record.ing_no_ttl */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_NOT_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_SRC\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_DST\n+\t},\n+\t/* cond_execute: act_tid: 2, control.delete_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DELETE\n+\t},\n+\t/* cond_execute: act_tid: 2, control.mirror_del_exist_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 2, control.mirror_ref_cnt_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_CC\n+\t},\n+\t/* cond_execute: act_tid: 2, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t},\n+\t/* cond_execute: act_tid: 3, shared_mirror_record.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n+\t},\n+\t/* cond_execute: act_tid: 3, control.mirror */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 3, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t},\n+\t/* cond_execute: act_tid: 3, mod_record.ing_ttl */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t},\n+\t/* cond_execute: act_tid: 3, mod_record.ing_no_ttl */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_NOT_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t},\n+\t/* cond_execute: act_tid: 4, shared_mirror_record.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n+\t},\n+\t/* cond_execute: act_tid: 4, control.mirror */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 4, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t},\n+\t/* cond_execute: act_tid: 4, vnic_interface_rss_config.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_RSS\n+\t},\n+\t/* cond_execute: act_tid: 4, vnic_interface_queue_config.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_QUEUE\n+\t},\n+\t/* cond_execute: act_tid: 4, int_compact_act_record.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_QUEUE\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_RSS\n+\t},\n+\t/* cond_execute: act_tid: 5, control.create_check */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_NOT_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_UPDATE\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_NOT_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DELETE\n+\t},\n+\t/* cond_execute: act_tid: 5, meter_profile_tbl_cache.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_METER_PROFILE\n+\t},\n+\t/* cond_execute: act_tid: 5, control.shared_meter_profile_0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 5, shared_meter_tbl_cache.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_METER\n+\t},\n+\t/* cond_execute: act_tid: 5, control.meter_created_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 5, control.shared_meter_profile_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 5, control.delete_check */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DELETE\n+\t},\n+\t/* cond_execute: act_tid: 5, meter_profile_tbl_cache.del_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_METER_PROFILE\n+\t},\n+\t/* cond_execute: act_tid: 5, control.mtr_prof_ref_cnt_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_CC\n+\t},\n+\t/* cond_execute: act_tid: 5, shared_meter_tbl_cache.del_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_METER\n+\t},\n+\t/* cond_execute: act_tid: 5, control.shared_mtr_ref_cnt_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_CC\n+\t},\n+\t/* cond_execute: act_tid: 5, shared_meter_tbl_cache.rd_update */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_METER\n+\t},\n+\t/* cond_execute: act_tid: 5, meter_tbl.update_rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_NOT_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_PROP_NOT_SET,\n+\t.cond_operand = BNXT_ULP_ACT_PROP_IDX_METER_PROF_ID_UPDATE\n+\t},\n+\t/* cond_execute: act_tid: 6, shared_mirror_record.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n+\t},\n+\t/* cond_execute: act_tid: 6, control.mirror */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 6, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t},\n+\t/* cond_execute: act_tid: 6, int_vtag_encap_record.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_PUSH_VLAN\n+\t},\n+\t/* cond_execute: act_tid: 6, mod_record.dec_ttl_egr */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t},\n+\t/* cond_execute: act_tid: 6, int_full_act_record.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_PUSH_VLAN\n+\t},\n+\t/* cond_execute: act_tid: 7, shared_mirror_record.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n+\t},\n+\t/* cond_execute: act_tid: 7, control.mirror */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 7, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t},\n+\t/* cond_execute: act_tid: 7, mod_record.ing_ttl */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t},\n+\t/* cond_execute: act_tid: 7, mod_record.ing_no_ttl */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_NOT_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t},\n+\t/* cond_execute: act_tid: 8, shared_mirror_record.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n+\t},\n+\t/* cond_execute: act_tid: 8, control.mirror */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 8, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t},\n+\t/* cond_execute: act_tid: 8, source_property_cache.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_CF_IS_SET,\n+\t.cond_operand = BNXT_ULP_CF_IDX_ACT_ENCAP_IPV4_FLAG\n+\t},\n+\t/* cond_execute: act_tid: 8, control.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 8, sp_smac_ipv4.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_CF_IS_SET,\n+\t.cond_operand = BNXT_ULP_CF_IDX_ACT_ENCAP_IPV4_FLAG\n+\t},\n+\t/* cond_execute: act_tid: 8, sp_smac_ipv6.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_CF_IS_SET,\n+\t.cond_operand = BNXT_ULP_CF_IDX_ACT_ENCAP_IPV6_FLAG\n+\t},\n+\t/* cond_execute: act_tid: 8, vxlan_encap_rec_cache.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_HDR_BIT_O_IPV4\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_HDR_BIT_T_VXLAN\n+\t},\n+\t/* cond_execute: act_tid: 8, mod_record.ing_l2write */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_SRC\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_DST\n+\t},\n+\t/* cond_execute: act_tid: 8, control.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 8, int_tun_encap_record.ipv4_vxlan */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_HDR_BIT_O_IPV4\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_HDR_BIT_T_VXLAN\n+\t},\n+\t/* cond_execute: act_tid: 8, int_tun_encap_record.ipv6_vxlan */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_HDR_BIT_O_IPV6\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_HDR_BIT_T_VXLAN\n+\t},\n+\t/* cond_execute: act_tid: 9, shared_mirror_record.rd */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n+\t},\n+\t/* cond_execute: act_tid: 9, control.mirror */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 9, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t},\n+\t/* cond_execute: act_tid: 10, control.delete_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_DELETE\n+\t},\n+\t/* cond_execute: act_tid: 10, control.mirror_del_exist_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: act_tid: 10, control.mirror_ref_cnt_chk */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_CC\n+\t},\n+\t/* cond_execute: act_tid: 10, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t}\n+};\n+\n+struct bnxt_ulp_mapper_key_info ulp_thor_act_key_info_list[] = {\n+\t/* act_tid: 1, , table: shared_meter_tbl_cache.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"sw_meter_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"sw_meter_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_METER >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_METER & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 1, , table: shared_mirror_record.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 2, , table: shared_mirror_record.del_chk */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 2, , table: shared_mirror_record.wr */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_RF_IDX_MIRROR_PTR_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_RF_IDX_MIRROR_PTR_0 & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 3, , table: shared_mirror_record.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 4, , table: shared_mirror_record.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 5, , table: meter_profile_tbl_cache.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"sw_meter_profile_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"sw_meter_profile_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_ID & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 5, , table: meter_profile_tbl_cache.wr */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"sw_meter_profile_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"sw_meter_profile_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_ID & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 5, , table: shared_meter_tbl_cache.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"sw_meter_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"sw_meter_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_METER_INST_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_METER_INST_ID & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 5, , table: meter_profile_tbl_cache.rd2 */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"sw_meter_profile_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"sw_meter_profile_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_ID & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 5, , table: shared_meter_tbl_cache.wr */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"sw_meter_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"sw_meter_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_METER_INST_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_METER_INST_ID & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 5, , table: meter_profile_tbl_cache.del_chk */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"sw_meter_profile_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"sw_meter_profile_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_ID & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 5, , table: shared_meter_tbl_cache.del_chk */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"sw_meter_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"sw_meter_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_METER_INST_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_METER_INST_ID & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 5, , table: shared_meter_tbl_cache.rd_update */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"sw_meter_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"sw_meter_id\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_METER_INST_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_METER_INST_ID & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 6, , table: shared_mirror_record.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 7, , table: shared_mirror_record.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 8, , table: shared_mirror_record.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 8, , table: source_property_cache.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"smac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"smac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_ETH_SMAC >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_ETH_SMAC & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"ipv4_src_addr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"ipv4_src_addr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_IPV4_SADDR >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_IPV4_SADDR & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 8, , table: source_property_cache.wr */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"smac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"smac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_ETH_SMAC >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_ETH_SMAC & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"ipv4_src_addr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"ipv4_src_addr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_IPV4_SADDR >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_IPV4_SADDR & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 8, , table: vxlan_encap_rec_cache.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"dmac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"dmac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_ETH_DMAC >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_ETH_DMAC & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"ipv4_dst_addr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"ipv4_dst_addr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_IPV4_DADDR >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_IPV4_DADDR & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"udp_sport\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"udp_sport\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_UDP_SPORT >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_UDP_SPORT & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"udp_dport\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"udp_dport\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_UDP_DPORT >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_UDP_DPORT & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"vni\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"vni\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_VXLAN_VNI >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_VXLAN_VNI & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 8, , table: vxlan_encap_rec_cache.wr */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"dmac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"dmac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_ETH_DMAC >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_ETH_DMAC & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"ipv4_dst_addr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"ipv4_dst_addr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_IPV4_DADDR >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_IPV4_DADDR & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"udp_sport\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"udp_sport\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_UDP_SPORT >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_UDP_SPORT & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"udp_dport\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"udp_dport\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_UDP_DPORT >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_UDP_DPORT & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"vni\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"vni\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ENC_FIELD_VXLAN_VNI >> 8) & 0xff,\n+\t\tBNXT_ULP_ENC_FIELD_VXLAN_VNI & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 9, , table: shared_mirror_record.rd */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 10, , table: shared_mirror_record.del_chk */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE >> 8) & 0xff,\n+\t\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE & 0xff}\n+\t\t}\n+\t},\n+\t/* act_tid: 10, , table: shared_mirror_record.wr */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"shared_index\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_RF_IDX_MIRROR_PTR_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_RF_IDX_MIRROR_PTR_0 & 0xff}\n+\t\t}\n+\t}\n+};\n+\n+struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n+\t/* act_tid: 1, , table: int_flow_counter_tbl.0 */\n+\t{\n+\t.description = \"count\",\n+\t.field_bit_size = 64,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* act_tid: 1, , table: mod_record.ing_ttl */\n+\t{\n+\t.description = \"metadata_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rem_ovlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rem_ivlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rep_add_ivlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rep_add_ovlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ttl_update\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"tun_md_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"reserved_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_dmac_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_smac_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv6_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv6_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv4_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv4_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l4_sport_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l4_dport_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"metadata_data\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_rsvd\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_op\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_prof\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_de\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_de\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"alt_pfid\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"alt_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ttl_rsvd\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_ACT_T_DEC_TTL >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_ACT_T_DEC_TTL & 0xff}\n+\t},\n+\t{\n+\t.description = \"ttl_il3_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_ACT_DEC_TTL >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_ACT_DEC_TTL & 0xff}\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ttl_il3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tun_new_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_ex_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_mv\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"reserved\",\n+\t.field_bit_size = 0,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l2_dmac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_DST >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_DST & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l2_smac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l4_sport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l4_dport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t/* act_tid: 1, , table: mod_record.ing_no_ttl */\n+\t{\n+\t.description = \"metadata_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rem_ovlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rem_ivlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rep_add_ivlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rep_add_ovlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ttl_update\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tun_md_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"reserved_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_dmac_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_smac_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv6_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv6_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv4_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv4_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l4_sport_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l4_dport_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"metadata_data\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_rsvd\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_op\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_prof\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_de\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_de\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"alt_pfid\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"alt_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_rsvd\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_il3_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_il3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_new_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_ex_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_mv\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"reserved\",\n+\t.field_bit_size = 0,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l2_dmac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_DST >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_DST & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l2_smac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l4_sport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l4_dport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t/* act_tid: 1, , table: int_full_act_record.0 */\n+\t{\n+\t.description = \"sp_rec_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"encap_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"mod_rec_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MODIFY_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MODIFY_PTR & 0xff}\n+\t},\n+\t{\n+\t.description = \"rsvd1\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\tULP_THOR_SYM_DECAP_FUNC_THRU_TUN},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr3 = {\n+\tULP_THOR_SYM_DECAP_FUNC_NONE}\n+\t},\n+\t{\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_METER & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_RF_IDX_METER_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_METER_PTR_0 & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"stats_op\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n+\t},\n+\t{\n+\t.description = \"use_default\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_RF_IDX_MIRROR_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MIRROR_ID_0 & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"cond_copy\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\tULP_THOR_SYM_VLAN_DEL_RPT_STRIP_OUTER},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_DROP & 0xff}\n+\t},\n+\t{\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t/* act_tid: 1, , table: int_compact_act_record.0 */\n+\t{\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\tULP_THOR_SYM_DECAP_FUNC_THRU_TUN},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr3 = {\n+\tULP_THOR_SYM_DECAP_FUNC_NONE}\n+\t},\n+\t{\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_METER >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_METER & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_RF_IDX_METER_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_METER_PTR_0 & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"stats_op\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n+\t},\n+\t{\n+\t.description = \"use_default\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_RF_IDX_MIRROR_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MIRROR_ID_0 & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"cond_copy\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\tULP_THOR_SYM_VLAN_DEL_RPT_STRIP_OUTER},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_DROP & 0xff}\n+\t},\n+\t{\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* act_tid: 2, , table: mirror_tbl.alloc */\n+\t{\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"reserved\",\n+\t.field_bit_size = 13,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ignore_drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"copy_ing_or_egr\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"enable\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t/* act_tid: 2, , table: int_flow_counter_tbl.0 */\n+\t{\n+\t.description = \"count\",\n+\t.field_bit_size = 64,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* act_tid: 2, , table: int_compact_act_record.0 */\n+\t{\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"stats_op\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n+\t},\n+\t{\n+\t.description = \"use_default\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"cond_copy\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* act_tid: 2, , table: mirror_tbl.wr */\n+\t{\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t},\n+\t{\n+\t.description = \"reserved\",\n+\t.field_bit_size = 13,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ignore_drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"copy_ing_or_egr\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"enable\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t/* act_tid: 2, , table: shared_mirror_record.wr */\n+\t{\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t},\n+\t{\n+\t.description = \"mirror_id\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MIRROR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MIRROR_PTR_0 & 0xff}\n+\t},\n+\t/* act_tid: 3, , table: int_flow_counter_tbl.0 */\n+\t{\n+\t.description = \"count\",\n+\t.field_bit_size = 64,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* act_tid: 3, , table: mod_record.ing_ttl */\n+\t{\n+\t.description = \"metadata_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rem_ovlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rem_ivlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rep_add_ivlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rep_add_ovlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ttl_update\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"tun_md_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"reserved_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_dmac_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_smac_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv6_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv6_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv4_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv4_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l4_sport_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l4_dport_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"metadata_data\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_rsvd\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_op\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_prof\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_de\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_de\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"alt_pfid\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"alt_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ttl_rsvd\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_ACT_T_DEC_TTL >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_ACT_T_DEC_TTL & 0xff}\n+\t},\n+\t{\n+\t.description = \"ttl_il3_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_ACT_DEC_TTL >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_ACT_DEC_TTL & 0xff}\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ttl_il3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tun_new_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_ex_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_mv\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"reserved\",\n+\t.field_bit_size = 0,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l2_dmac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_DST >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_DST & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l2_smac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l4_sport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_TP_SRC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_TP_SRC & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l4_dport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_TP_DST >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_TP_DST & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t/* act_tid: 3, , table: mod_record.ing_no_ttl */\n+\t{\n+\t.description = \"metadata_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rem_ovlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rem_ivlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rep_add_ivlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rep_add_ovlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ttl_update\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tun_md_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"reserved_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_dmac_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_smac_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv6_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv6_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv4_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv4_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l4_sport_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l4_dport_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"metadata_data\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_rsvd\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_op\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"metadata_prof\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_de\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ivlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_de\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"alt_pfid\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"alt_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_rsvd\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_il3_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_il3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_new_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_ex_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_mv\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"reserved\",\n+\t.field_bit_size = 0,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l2_dmac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_DST >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_DST & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l2_smac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l4_sport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_TP_SRC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_TP_SRC & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"l4_dport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_TP_DST >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_TP_DST & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t/* act_tid: 3, , table: int_full_act_record.0 */\n+\t{\n+\t.description = \"sp_rec_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"encap_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"mod_rec_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MODIFY_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MODIFY_PTR & 0xff}\n+\t},\n+\t{\n+\t.description = \"rsvd1\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"stats_op\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n+\t},\n+\t{\n+\t.description = \"use_default\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MIRROR_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MIRROR_ID_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"cond_copy\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t/* act_tid: 4, , table: int_flow_counter_tbl.0 */\n+\t{\n+\t.description = \"count\",\n+\t.field_bit_size = 64,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* act_tid: 4, , table: vnic_interface_rss_config.0 */\n+\t/* act_tid: 4, , table: vnic_interface_queue_config.0 */\n+\t/* act_tid: 4, , table: int_compact_act_record.0 */\n+\t{\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"stats_op\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RSS_VNIC >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RSS_VNIC & 0xff}\n+\t},\n+\t{\n+\t.description = \"use_default\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MIRROR_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MIRROR_ID_0 & 0xff}\n \t},\n-\t/* cond_execute: act_tid: 4, mod_record.dec_ttl_egr */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t.description = \"cond_copy\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* cond_execute: act_tid: 4, int_full_act_record.0 */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_PUSH_VLAN\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* cond_execute: act_tid: 5, int_flow_counter_tbl.0 */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* cond_execute: act_tid: 5, mod_record.ing_ttl */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* cond_execute: act_tid: 5, mod_record.ing_no_ttl */\n+\t/* act_tid: 4, , table: int_compact_act_record.1 */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_NOT_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_DEC_TTL\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* cond_execute: act_tid: 6, int_flow_counter_tbl.0 */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* cond_execute: act_tid: 6, source_property_cache.rd */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_CF_IS_SET,\n-\t.cond_operand = BNXT_ULP_CF_IDX_ACT_ENCAP_IPV4_FLAG\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* cond_execute: act_tid: 6, control.0 */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n-\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t.description = \"stats_op\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* cond_execute: act_tid: 6, sp_smac_ipv4.0 */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_CF_IS_SET,\n-\t.cond_operand = BNXT_ULP_CF_IDX_ACT_ENCAP_IPV4_FLAG\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n \t},\n-\t/* cond_execute: act_tid: 6, sp_smac_ipv6.0 */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_CF_IS_SET,\n-\t.cond_operand = BNXT_ULP_CF_IDX_ACT_ENCAP_IPV6_FLAG\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n \t},\n-\t/* cond_execute: act_tid: 6, vxlan_encap_rec_cache.rd */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_HDR_BIT_O_IPV4\n+\t.description = \"use_default\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_HDR_BIT_T_VXLAN\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MIRROR_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MIRROR_ID_0 & 0xff}\n \t},\n-\t/* cond_execute: act_tid: 6, control.0 */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n-\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t.description = \"cond_copy\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* cond_execute: act_tid: 6, int_tun_encap_record.ipv4_vxlan */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_HDR_BIT_O_IPV4\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_HDR_BIT_T_VXLAN\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* cond_execute: act_tid: 6, int_tun_encap_record.ipv6_vxlan */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_HDR_BIT_O_IPV6\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_HDR_BIT_T_VXLAN\n-\t}\n-};\n-\n-struct bnxt_ulp_mapper_key_info ulp_thor_act_key_info_list[] = {\n-\t/* act_tid: 1, , table: shared_mirror_record.rd */\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* act_tid: 5, , table: meter_profile_tbl.0 */\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"shared_index\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"shared_index\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE >> 8) & 0xff,\n-\t\tBNXT_ULP_ACT_PROP_IDX_SHARED_HANDLE & 0xff}\n-\t\t}\n+\t.description = \"cf\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_CF >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_CF & 0xff}\n+\t},\n+\t{\n+\t.description = \"pm\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_PM >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_PM & 0xff}\n+\t},\n+\t{\n+\t.description = \"rfc2698\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_RFC2698 >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_RFC2698 & 0xff}\n+\t},\n+\t{\n+\t.description = \"cbsm\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_CBSM >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_CBSM & 0xff}\n+\t},\n+\t{\n+\t.description = \"ebsm\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_EBSM >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_EBSM & 0xff}\n+\t},\n+\t{\n+\t.description = \"cbnd\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_CBND >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_CBND & 0xff}\n+\t},\n+\t{\n+\t.description = \"ebnd\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_EBND >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_EBND & 0xff}\n+\t},\n+\t{\n+\t.description = \"cbs\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_CBS >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_CBS & 0xff}\n+\t},\n+\t{\n+\t.description = \"ebs\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_EBS >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_EBS & 0xff}\n+\t},\n+\t{\n+\t.description = \"cir\",\n+\t.field_bit_size = 17,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_CIR >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_CIR & 0xff}\n+\t},\n+\t{\n+\t.description = \"eir\",\n+\t.field_bit_size = 17,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_EIR >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_EIR & 0xff}\n+\t},\n+\t/* act_tid: 5, , table: meter_profile_tbl_cache.wr */\n+\t{\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t},\n+\t{\n+\t.description = \"meter_profile_ptr\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_METER_PROFILE_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_METER_PROFILE_PTR_0 & 0xff}\n+\t},\n+\t/* act_tid: 5, , table: meter_tbl.0 */\n+\t{\n+\t.description = \"bkt_c\",\n+\t.field_bit_size = 27,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t(134217727 >> 24) & 0xff,\n+\t(134217727 >> 16) & 0xff,\n+\t(134217727 >> 8) & 0xff,\n+\t134217727 & 0xff}\n+\t},\n+\t{\n+\t.description = \"bkt_e\",\n+\t.field_bit_size = 27,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t(134217727 >> 24) & 0xff,\n+\t(134217727 >> 16) & 0xff,\n+\t(134217727 >> 8) & 0xff,\n+\t134217727 & 0xff}\n+\t},\n+\t{\n+\t.description = \"mtr_val\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_INST_MTR_VAL >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_INST_MTR_VAL & 0xff}\n+\t},\n+\t{\n+\t.description = \"ecn_rmp_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_INST_ECN_RMP_EN >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_INST_ECN_RMP_EN & 0xff}\n+\t},\n+\t{\n+\t.description = \"meter_profile\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_METER_PROFILE_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_METER_PROFILE_PTR_0 & 0xff}\n+\t},\n+\t/* act_tid: 5, , table: shared_meter_tbl_cache.wr */\n+\t{\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t},\n+\t{\n+\t.description = \"meter_ptr\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_METER_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_METER_PTR_0 & 0xff}\n \t},\n-\t/* act_tid: 2, , table: shared_mirror_record.wr */\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"shared_index\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"shared_index\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_RF_IDX_MIRROR_PTR_0 >> 8) & 0xff,\n-\t\tBNXT_ULP_RF_IDX_MIRROR_PTR_0 & 0xff}\n-\t\t}\n+\t.description = \"sw_meter_profile_id\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_PROF_ID >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_PROF_ID & 0xff}\n \t},\n-\t/* act_tid: 6, , table: source_property_cache.rd */\n+\t/* act_tid: 5, , table: meter_tbl.update_wr */\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"smac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"smac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_ETH_SMAC >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_ETH_SMAC & 0xff}\n-\t\t}\n+\t.description = \"bkt_c\",\n+\t.field_bit_size = 27,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t(134217727 >> 24) & 0xff,\n+\t(134217727 >> 16) & 0xff,\n+\t(134217727 >> 8) & 0xff,\n+\t134217727 & 0xff}\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"ipv4_src_addr\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"ipv4_src_addr\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_IPV4_SADDR >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_IPV4_SADDR & 0xff}\n-\t\t}\n+\t.description = \"bkt_e\",\n+\t.field_bit_size = 27,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t(134217727 >> 24) & 0xff,\n+\t(134217727 >> 16) & 0xff,\n+\t(134217727 >> 8) & 0xff,\n+\t134217727 & 0xff}\n \t},\n-\t/* act_tid: 6, , table: source_property_cache.wr */\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"smac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"smac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_ETH_SMAC >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_ETH_SMAC & 0xff}\n-\t\t}\n+\t.description = \"mtr_val\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_INST_MTR_VAL_UPDATE >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_INST_MTR_VAL_UPDATE & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_INST_MTR_VAL >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_INST_MTR_VAL & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr3 = {\n+\t(BNXT_ULP_RF_IDX_RF_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RF_0 & 0xff}\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"ipv4_src_addr\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"ipv4_src_addr\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_IPV4_SADDR >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_IPV4_SADDR & 0xff}\n-\t\t}\n+\t.description = \"ecn_rmp_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_INST_ECN_RMP_EN_UPDATE >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_INST_ECN_RMP_EN_UPDATE & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_METER_INST_ECN_RMP_EN >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_METER_INST_ECN_RMP_EN & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr3 = {\n+\t(BNXT_ULP_RF_IDX_RF_1 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RF_1 & 0xff}\n \t},\n-\t/* act_tid: 6, , table: vxlan_encap_rec_cache.rd */\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"dmac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"dmac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_ETH_DMAC >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_ETH_DMAC & 0xff}\n-\t\t}\n+\t.description = \"meter_profile\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_METER_PROFILE_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_METER_PROFILE_PTR_0 & 0xff}\n \t},\n+\t/* act_tid: 6, , table: int_flow_counter_tbl.0 */\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"ipv4_dst_addr\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"ipv4_dst_addr\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_IPV4_DADDR >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_IPV4_DADDR & 0xff}\n-\t\t}\n+\t.description = \"count\",\n+\t.field_bit_size = 64,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* act_tid: 6, , table: int_vtag_encap_record.0 */\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"udp_sport\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"udp_sport\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_UDP_SPORT >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_UDP_SPORT & 0xff}\n-\t\t}\n+\t.description = \"ecv_valid\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"udp_dport\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"udp_dport\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_UDP_DPORT >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_UDP_DPORT & 0xff}\n-\t\t}\n+\t.description = \"ecv_custom_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"vni\",\n-\t\t.field_bit_size = 24,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"vni\",\n-\t\t.field_bit_size = 24,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_VXLAN_VNI >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_VXLAN_VNI & 0xff}\n-\t\t}\n+\t.description = \"ecv_vtag_type\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_ECV_VTAG_TYPE_ADD_1_ENCAP_PRI}\n+\t},\n+\t{\n+\t.description = \"ecv_l2_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 6, , table: vxlan_encap_rec_cache.wr */\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"dmac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"dmac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_ETH_DMAC >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_ETH_DMAC & 0xff}\n-\t\t}\n+\t.description = \"ecv_l3_type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"ipv4_dst_addr\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"ipv4_dst_addr\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_IPV4_DADDR >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_IPV4_DADDR & 0xff}\n-\t\t}\n+\t.description = \"ecv_l4_type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"udp_sport\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"udp_sport\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_UDP_SPORT >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_UDP_SPORT & 0xff}\n-\t\t}\n+\t.description = \"ecv_tun_type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"udp_dport\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"udp_dport\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_UDP_DPORT >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_UDP_DPORT & 0xff}\n-\t\t}\n+\t.description = \"vtag_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_PUSH_VLAN >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_PUSH_VLAN & 0xff}\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"vni\",\n-\t\t.field_bit_size = 24,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"vni\",\n-\t\t.field_bit_size = 24,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_ENC_FIELD_VXLAN_VNI >> 8) & 0xff,\n-\t\tBNXT_ULP_ENC_FIELD_VXLAN_VNI & 0xff}\n-\t\t}\n-\t}\n-};\n-\n-struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n-\t/* act_tid: 1, , table: int_flow_counter_tbl.0 */\n+\t.description = \"vtag_pcp\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_VLAN_PCP >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_VLAN_PCP & 0xff}\n+\t},\n \t{\n-\t.description = \"count\",\n-\t.field_bit_size = 64,\n+\t.description = \"vtag_de\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 1, , table: mod_record.ing_ttl */\n+\t{\n+\t.description = \"vtag_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_VLAN_VID >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_VLAN_VID & 0xff}\n+\t},\n+\t/* act_tid: 6, , table: mod_record.dec_ttl_egr */\n \t{\n \t.description = \"metadata_en\",\n \t.field_bit_size = 1,\n@@ -1462,8 +5856,8 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_ACT_T_DEC_TTL >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_ACT_T_DEC_TTL & 0xff}\n+\t(BNXT_ULP_CF_IDX_ACT_DEC_TTL >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_ACT_DEC_TTL & 0xff}\n \t},\n \t{\n \t.description = \"ttl_il3_dec\",\n@@ -1471,8 +5865,8 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_ACT_DEC_TTL >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_ACT_DEC_TTL & 0xff}\n+\t(BNXT_ULP_CF_IDX_ACT_T_DEC_TTL >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_ACT_T_DEC_TTL & 0xff}\n \t},\n \t{\n \t.description = \"ttl_tl3_rdir\",\n@@ -1521,211 +5915,63 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.field_bit_size = 128,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n-\t{\n-\t.description = \"l3_dip_ipv6\",\n-\t.field_bit_size = 128,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"l3_sip_ipv4\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"l3_dip_ipv4\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"l4_sport\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"l4_dport\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t/* act_tid: 1, , table: int_full_act_record.0 */\n-\t{\n-\t.description = \"sp_rec_ptr\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"encap_ptr\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"mod_rec_ptr\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DEC_TTL >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DEC_TTL >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DEC_TTL >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DEC_TTL >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DEC_TTL >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DEC_TTL >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DEC_TTL >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_DEC_TTL & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_RF_IDX_MODIFY_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MODIFY_PTR & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"rsvd1\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"rsvd0\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"decap_func\",\n-\t.field_bit_size = 5,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\tULP_THOR_SYM_DECAP_FUNC_THRU_TUN},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr3 = {\n-\tULP_THOR_SYM_DECAP_FUNC_NONE}\n-\t},\n-\t{\n-\t.description = \"meter\",\n-\t.field_bit_size = 10,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"stats_op\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n-\t},\n-\t{\n-\t.description = \"stats_ptr\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n+\t{\n+\t.description = \"l3_dip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"vnic_or_vport\",\n-\t.field_bit_size = 11,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n+\t.description = \"l3_sip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"use_default\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"l3_dip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"mirror\",\n-\t.field_bit_size = 4,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_RF_IDX_MIRROR_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MIRROR_ID_0 & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"l4_sport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"cond_copy\",\n-\t.field_bit_size = 1,\n+\t.description = \"l4_dport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t/* act_tid: 6, , table: int_full_act_record.0 */\n+\t{\n+\t.description = \"sp_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vlan_del_rpt\",\n-\t.field_bit_size = 2,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.description = \"encap_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\tULP_THOR_SYM_VLAN_DEL_RPT_STRIP_OUTER},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t(BNXT_ULP_RF_IDX_ENCAP_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_ENCAP_PTR_0 & 0xff}\n \t},\n \t{\n-\t.description = \"drop\",\n-\t.field_bit_size = 1,\n+\t.description = \"mod_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_DROP & 0xff}\n+\t(BNXT_ULP_RF_IDX_MODIFY_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MODIFY_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"hit\",\n-\t.field_bit_size = 1,\n+\t.description = \"rsvd1\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"type\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n-\t},\n-\t/* act_tid: 1, , table: int_compact_act_record.0 */\n-\t{\n \t.description = \"rsvd0\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n@@ -1734,23 +5980,8 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"decap_func\",\n \t.field_bit_size = 5,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_VXLAN_DECAP & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\tULP_THOR_SYM_DECAP_FUNC_THRU_TUN},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr3 = {\n-\tULP_THOR_SYM_DECAP_FUNC_NONE}\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"meter\",\n@@ -1781,8 +6012,8 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n+\t(BNXT_ULP_ACT_PROP_IDX_VPORT >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VPORT & 0xff}\n \t},\n \t{\n \t.description = \"use_default\",\n@@ -1819,21 +6050,8 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"vlan_del_rpt\",\n \t.field_bit_size = 2,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_POP_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\tULP_THOR_SYM_VLAN_DEL_RPT_STRIP_OUTER},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"drop\",\n@@ -1860,49 +6078,11 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.description = \"type\",\n \t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t/* act_tid: 2, , table: mirror_tbl.alloc */\n-\t{\n-\t.description = \"act_rec_ptr\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"reserved\",\n-\t.field_bit_size = 13,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"ignore_drop\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"copy_ing_or_egr\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"enable\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n \t1}\n \t},\n-\t/* act_tid: 2, , table: int_flow_counter_tbl.0 */\n-\t{\n-\t.description = \"count\",\n-\t.field_bit_size = 64,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t/* act_tid: 2, , table: int_compact_act_record.0 */\n+\t/* act_tid: 6, , table: int_compact_act_record.0 */\n \t{\n \t.description = \"rsvd0\",\n \t.field_bit_size = 8,\n@@ -1944,8 +6124,8 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n+\t(BNXT_ULP_ACT_PROP_IDX_VPORT >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VPORT & 0xff}\n \t},\n \t{\n \t.description = \"use_default\",\n@@ -1956,109 +6136,70 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"mirror\",\n \t.field_bit_size = 4,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MIRROR_PTR_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MIRROR_PTR_0 & 0xff}\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_RF_IDX_MIRROR_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MIRROR_ID_0 & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"cond_copy\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"vlan_del_rpt\",\n-\t.field_bit_size = 2,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"drop\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"hit\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"type\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t/* act_tid: 2, , table: mirror_tbl.wr */\n-\t{\n-\t.description = \"act_rec_ptr\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n-\t},\n-\t{\n-\t.description = \"reserved\",\n-\t.field_bit_size = 13,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"ignore_drop\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"copy_ing_or_egr\",\n-\t.field_bit_size = 1,\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enable\",\n+\t.description = \"drop\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n \t.field_opr1 = {\n-\t1}\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_DROP & 0xff}\n \t},\n-\t/* act_tid: 2, , table: shared_mirror_record.wr */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"mirror_id\",\n-\t.field_bit_size = 4,\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MIRROR_PTR_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MIRROR_PTR_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 3, , table: int_flow_counter_tbl.0 */\n+\t/* act_tid: 7, , table: int_flow_counter_tbl.0 */\n \t{\n \t.description = \"count\",\n \t.field_bit_size = 64,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 3, , table: mod_record.ing_ttl */\n+\t/* act_tid: 7, , table: mod_record.ing_ttl */\n \t{\n \t.description = \"metadata_en\",\n \t.field_bit_size = 1,\n@@ -2112,14 +6253,40 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"l2_dmac_en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l2_smac_en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l3_sip_ipv6_en\",\n@@ -2340,12 +6507,42 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"l2_dmac\",\n \t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_DST >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_DST & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n \t{\n \t.description = \"l2_smac\",\n \t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n \t{\n \t.description = \"l3_sip_ipv6\",\n@@ -2437,7 +6634,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \tBNXT_ULP_ACT_PROP_IDX_SET_TP_DST & 0xff},\n \t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n-\t/* act_tid: 3, , table: mod_record.ing_no_ttl */\n+\t/* act_tid: 7, , table: mod_record.ing_no_ttl */\n \t{\n \t.description = \"metadata_en\",\n \t.field_bit_size = 1,\n@@ -2489,14 +6686,40 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"l2_dmac_en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l2_smac_en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l3_sip_ipv6_en\",\n@@ -2704,12 +6927,42 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"l2_dmac\",\n \t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_DST >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_DST & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n \t{\n \t.description = \"l2_smac\",\n \t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n \t{\n \t.description = \"l3_sip_ipv6\",\n@@ -2801,7 +7054,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \tBNXT_ULP_ACT_PROP_IDX_SET_TP_DST & 0xff},\n \t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n-\t/* act_tid: 3, , table: int_full_act_record.0 */\n+\t/* act_tid: 7, , table: int_full_act_record.0 */\n \t{\n \t.description = \"sp_rec_ptr\",\n \t.field_bit_size = 16,\n@@ -2851,9 +7104,16 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.description = \"stats_op\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n \t.field_opr1 = {\n-\t1}\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_COUNT & 0xff}\n \t},\n \t{\n \t.description = \"stats_ptr\",\n@@ -2870,8 +7130,8 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n+\t(BNXT_ULP_ACT_PROP_IDX_VPORT >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VPORT & 0xff}\n \t},\n \t{\n \t.description = \"use_default\",\n@@ -2883,7 +7143,10 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.description = \"mirror\",\n \t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MIRROR_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MIRROR_ID_0 & 0xff}\n \t},\n \t{\n \t.description = \"cond_copy\",\n@@ -2917,94 +7180,83 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.field_opr1 = {\n \t1}\n \t},\n-\t/* act_tid: 4, , table: int_flow_counter_tbl.0 */\n+\t/* act_tid: 8, , table: int_flow_counter_tbl.0 */\n \t{\n \t.description = \"count\",\n \t.field_bit_size = 64,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 4, , table: int_vtag_encap_record.0 */\n+\t/* act_tid: 8, , table: sp_smac_ipv4.0 */\n \t{\n-\t.description = \"ecv_valid\",\n-\t.field_bit_size = 1,\n+\t.description = \"smac\",\n+\t.field_bit_size = 48,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t1}\n-\t},\n-\t{\n-\t.description = \"ecv_custom_en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t(BNXT_ULP_ENC_FIELD_ETH_SMAC >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_ETH_SMAC & 0xff}\n \t},\n \t{\n-\t.description = \"ecv_vtag_type\",\n-\t.field_bit_size = 4,\n+\t.description = \"ipv4_src_addr\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\tULP_THOR_SYM_ECV_VTAG_TYPE_ADD_1_ENCAP_PRI}\n-\t},\n-\t{\n-\t.description = \"ecv_l2_en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"ecv_l3_type\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t(BNXT_ULP_ENC_FIELD_IPV4_SADDR >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV4_SADDR & 0xff}\n \t},\n \t{\n-\t.description = \"ecv_l4_type\",\n-\t.field_bit_size = 3,\n+\t.description = \"reserved\",\n+\t.field_bit_size = 48,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* act_tid: 8, , table: source_property_cache.wr */\n \t{\n-\t.description = \"ecv_tun_type\",\n-\t.field_bit_size = 3,\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n \t},\n \t{\n-\t.description = \"vtag_tpid\",\n+\t.description = \"sp_rec_ptr\",\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_PUSH_VLAN >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_PUSH_VLAN & 0xff}\n+\t(BNXT_ULP_RF_IDX_MAIN_SP_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_SP_PTR & 0xff}\n \t},\n+\t/* act_tid: 8, , table: sp_smac_ipv6.0 */\n \t{\n-\t.description = \"vtag_pcp\",\n-\t.field_bit_size = 3,\n+\t.description = \"smac\",\n+\t.field_bit_size = 48,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_SET_VLAN_PCP >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_VLAN_PCP & 0xff}\n+\t(BNXT_ULP_ENC_FIELD_ETH_SMAC >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_ETH_SMAC & 0xff}\n \t},\n \t{\n-\t.description = \"vtag_de\",\n-\t.field_bit_size = 1,\n+\t.description = \"ipv6_src_addr\",\n+\t.field_bit_size = 128,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_IPV6_SADDR >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV6_SADDR & 0xff}\n \t},\n \t{\n-\t.description = \"vtag_vid\",\n-\t.field_bit_size = 12,\n+\t.description = \"reserved\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_SET_VLAN_VID >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_VLAN_VID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 4, , table: mod_record.dec_ttl_egr */\n+\t/* act_tid: 8, , table: mod_record.ing_l2write */\n \t{\n \t.description = \"metadata_en\",\n \t.field_bit_size = 1,\n@@ -3039,9 +7291,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.description = \"ttl_update\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"tun_md_en\",\n@@ -3058,14 +7308,40 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"l2_dmac_en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l2_smac_en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr2 = {\n+\t1},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l3_sip_ipv6_en\",\n@@ -3166,50 +7442,37 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"alt_pfid\",\n \t.field_bit_size = 4,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n \t.description = \"alt_vid\",\n \t.field_bit_size = 12,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n \t.description = \"ttl_rsvd\",\n \t.field_bit_size = 12,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"ttl_tl3_dec\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_ACT_DEC_TTL >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_ACT_DEC_TTL & 0xff}\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n \t.description = \"ttl_il3_dec\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_ACT_T_DEC_TTL >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_ACT_T_DEC_TTL & 0xff}\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n \t.description = \"ttl_tl3_rdir\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n \t.description = \"ttl_il3_rdir\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n \t.description = \"tun_new_prot\",\n@@ -3234,12 +7497,42 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"l2_dmac\",\n \t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_DST & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_DST >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_DST & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n \t{\n \t.description = \"l2_smac\",\n \t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SET_MAC_SRC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_SET_MAC_SRC & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n \t{\n \t.description = \"l3_sip_ipv6\",\n@@ -3271,622 +7564,730 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n-\t/* act_tid: 4, , table: int_full_act_record.0 */\n+\t/* act_tid: 8, , table: int_tun_encap_record.ipv4_vxlan */\n \t{\n-\t.description = \"sp_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"ecv_valid\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_ECV_VALID_YES}\n+\t},\n+\t{\n+\t.description = \"ecv_custom_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"encap_ptr\",\n+\t.description = \"ecv_vtag_type\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG_TYPE >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG_TYPE & 0xff}\n+\t},\n+\t{\n+\t.description = \"ecv_l2_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_ECV_L2_EN_YES}\n+\t},\n+\t{\n+\t.description = \"ecv_l3_type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_L3_TYPE >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_ENCAP_L3_TYPE & 0xff}\n+\t},\n+\t{\n+\t.description = \"ecv_l4_type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_ECV_L4_TYPE_UDP_CSUM}\n+\t},\n+\t{\n+\t.description = \"ecv_tun_type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_ECV_TUN_TYPE_VXLAN}\n+\t},\n+\t{\n+\t.description = \"enc_eth_dmac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_ETH_DMAC >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_ETH_DMAC & 0xff}\n+\t},\n+\t{\n+\t.description = \"enc_o_vlan_tag\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ENC_FIELD_O_VLAN_TCI >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_O_VLAN_TCI & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"enc_o_vlan_type\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ENC_FIELD_O_VLAN_TYPE >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_O_VLAN_TYPE & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"enc_i_vlan_tag\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ENC_FIELD_I_VLAN_TCI >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_I_VLAN_TCI & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"enc_i_vlan_type\",\n \t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ENC_FIELD_I_VLAN_TYPE >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_I_VLAN_TYPE & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t{\n+\t.description = \"enc_ipv4_ihl\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_ENCAP_PTR_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_ENCAP_PTR_0 & 0xff}\n+\t(BNXT_ULP_ENC_FIELD_IPV4_IHL >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV4_IHL & 0xff}\n \t},\n \t{\n-\t.description = \"mod_rec_ptr\",\n+\t.description = \"enc_ipv4_tos\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_IPV4_TOS >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV4_TOS & 0xff}\n+\t},\n+\t{\n+\t.description = \"enc_ipv4_pkt_id\",\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MODIFY_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MODIFY_PTR & 0xff}\n+\t(BNXT_ULP_ENC_FIELD_IPV4_PKT_ID >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV4_PKT_ID & 0xff}\n \t},\n \t{\n-\t.description = \"rsvd1\",\n+\t.description = \"enc_ipv4_frag\",\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_IPV4_FRAG >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV4_FRAG & 0xff}\n \t},\n \t{\n-\t.description = \"rsvd0\",\n+\t.description = \"enc_ipv4_ttl\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_IPV4_TTL >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV4_TTL & 0xff}\n \t},\n \t{\n-\t.description = \"decap_func\",\n-\t.field_bit_size = 5,\n+\t.description = \"enc_ipv4_proto\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_IPV4_PROTO >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV4_PROTO & 0xff}\n \t},\n \t{\n-\t.description = \"meter\",\n-\t.field_bit_size = 10,\n+\t.description = \"enc_ipv4_daddr\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_IPV4_DADDR >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV4_DADDR & 0xff}\n+\t},\n+\t{\n+\t.description = \"enc_ipv6_vtc\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"enc_ipv6_zero\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"enc_ipv6_proto\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"enc_ipv6_ttl\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"enc_ipv6_daddr\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"stats_op\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_udp_sport\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_ENC_FIELD_UDP_SPORT >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_UDP_SPORT & 0xff}\n \t},\n \t{\n-\t.description = \"stats_ptr\",\n+\t.description = \"enc_udp_dport\",\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n+\t(BNXT_ULP_ENC_FIELD_UDP_DPORT >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_UDP_DPORT & 0xff}\n \t},\n \t{\n-\t.description = \"vnic_or_vport\",\n-\t.field_bit_size = 11,\n+\t.description = \"enc_vxlan_flags\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_VPORT >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_VPORT & 0xff}\n+\t(BNXT_ULP_ENC_FIELD_VXLAN_FLAGS >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_VXLAN_FLAGS & 0xff}\n \t},\n \t{\n-\t.description = \"use_default\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_vxlan_rsvd0\",\n+\t.field_bit_size = 24,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_VXLAN_RSVD0 >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_VXLAN_RSVD0 & 0xff}\n \t},\n \t{\n-\t.description = \"mirror\",\n-\t.field_bit_size = 4,\n+\t.description = \"enc_vxlan_vni\",\n+\t.field_bit_size = 24,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_VXLAN_VNI >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_VXLAN_VNI & 0xff}\n \t},\n \t{\n-\t.description = \"cond_copy\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_vxlan_rsvd1\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_VXLAN_RSVD1 >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_VXLAN_RSVD1 & 0xff}\n \t},\n+\t/* act_tid: 8, , table: vxlan_encap_rec_cache.wr */\n \t{\n-\t.description = \"vlan_del_rpt\",\n-\t.field_bit_size = 2,\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n \t},\n \t{\n-\t.description = \"drop\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_DROP & 0xff}\n+\t(BNXT_ULP_RF_IDX_ENCAP_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_ENCAP_PTR_0 & 0xff}\n \t},\n+\t/* act_tid: 8, , table: int_tun_encap_record.ipv6_vxlan */\n \t{\n-\t.description = \"hit\",\n+\t.description = \"ecv_valid\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"type\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t1}\n-\t},\n-\t/* act_tid: 4, , table: int_compact_act_record.0 */\n-\t{\n-\t.description = \"rsvd0\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\tULP_THOR_SYM_ECV_VALID_YES}\n \t},\n \t{\n-\t.description = \"decap_func\",\n-\t.field_bit_size = 5,\n+\t.description = \"ecv_custom_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meter\",\n-\t.field_bit_size = 10,\n+\t.description = \"ecv_vtag_type\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG_TYPE >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG_TYPE & 0xff}\n \t},\n \t{\n-\t.description = \"stats_op\",\n+\t.description = \"ecv_l2_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t1}\n-\t},\n-\t{\n-\t.description = \"stats_ptr\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n+\tULP_THOR_SYM_ECV_L2_EN_YES}\n \t},\n \t{\n-\t.description = \"vnic_or_vport\",\n-\t.field_bit_size = 11,\n+\t.description = \"ecv_l3_type\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_VPORT >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_VPORT & 0xff}\n+\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_L3_TYPE >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_ENCAP_L3_TYPE & 0xff}\n \t},\n \t{\n-\t.description = \"use_default\",\n-\t.field_bit_size = 1,\n+\t.description = \"ecv_l4_type\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_ECV_L4_TYPE_UDP_CSUM}\n \t},\n \t{\n-\t.description = \"mirror\",\n-\t.field_bit_size = 4,\n+\t.description = \"ecv_tun_type\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_ECV_TUN_TYPE_VXLAN}\n \t},\n \t{\n-\t.description = \"cond_copy\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_eth_dmac\",\n+\t.field_bit_size = 48,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_ETH_DMAC >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_ETH_DMAC & 0xff}\n \t},\n \t{\n-\t.description = \"vlan_del_rpt\",\n-\t.field_bit_size = 2,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"enc_o_vlan_tag\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ENC_FIELD_O_VLAN_TCI >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_O_VLAN_TCI & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n \t{\n-\t.description = \"drop\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.description = \"enc_o_vlan_type\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_DROP >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_DROP & 0xff}\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ENC_FIELD_O_VLAN_TYPE >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_O_VLAN_TYPE & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n \t{\n-\t.description = \"hit\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"enc_i_vlan_tag\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ENC_FIELD_I_VLAN_TCI >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_I_VLAN_TCI & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n \t{\n-\t.description = \"type\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"enc_i_vlan_type\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_ENC_FIELD_I_VLAN_TYPE >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_I_VLAN_TYPE & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n-\t/* act_tid: 5, , table: int_flow_counter_tbl.0 */\n \t{\n-\t.description = \"count\",\n-\t.field_bit_size = 64,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"enc_ipv4_ihl\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n-\t/* act_tid: 5, , table: mod_record.ing_ttl */\n \t{\n-\t.description = \"metadata_en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"enc_ipv4_tos\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"rem_ovlan\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"enc_ipv4_pkt_id\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"rem_ivlan\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"enc_ipv4_frag\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"rep_add_ivlan\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"enc_ipv4_ttl\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"rep_add_ovlan\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"enc_ipv4_proto\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"ttl_update\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_ipv4_daddr\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"enc_ipv6_vtc\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_ENC_FIELD_IPV6_VTC_FLOW >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV6_VTC_FLOW & 0xff}\n \t},\n \t{\n-\t.description = \"tun_md_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_ipv6_zero\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"reserved_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_ipv6_proto\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_IPV6_PROTO >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV6_PROTO & 0xff}\n \t},\n \t{\n-\t.description = \"l2_dmac_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_ipv6_ttl\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_IPV6_TTL >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV6_TTL & 0xff}\n \t},\n \t{\n-\t.description = \"l2_smac_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_ipv6_daddr\",\n+\t.field_bit_size = 128,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_IPV6_DADDR >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_IPV6_DADDR & 0xff}\n \t},\n \t{\n-\t.description = \"l3_sip_ipv6_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_udp_sport\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_UDP_SPORT >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_UDP_SPORT & 0xff}\n \t},\n \t{\n-\t.description = \"l3_dip_ipv6_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"enc_udp_dport\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ENC_FIELD_UDP_DPORT >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_UDP_DPORT & 0xff}\n \t},\n \t{\n-\t.description = \"l3_sip_ipv4_en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.description = \"enc_vxlan_flags\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\t1},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t(BNXT_ULP_ENC_FIELD_VXLAN_FLAGS >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_VXLAN_FLAGS & 0xff}\n \t},\n \t{\n-\t.description = \"l3_dip_ipv4_en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.description = \"enc_vxlan_rsvd0\",\n+\t.field_bit_size = 24,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\t1},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t(BNXT_ULP_ENC_FIELD_VXLAN_RSVD0 >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_VXLAN_RSVD0 & 0xff}\n \t},\n \t{\n-\t.description = \"l4_sport_en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.description = \"enc_vxlan_vni\",\n+\t.field_bit_size = 24,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\t1},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t(BNXT_ULP_ENC_FIELD_VXLAN_VNI >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_VXLAN_VNI & 0xff}\n \t},\n \t{\n-\t.description = \"l4_dport_en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.description = \"enc_vxlan_rsvd1\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\t1},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t(BNXT_ULP_ENC_FIELD_VXLAN_RSVD1 >> 8) & 0xff,\n+\tBNXT_ULP_ENC_FIELD_VXLAN_RSVD1 & 0xff}\n \t},\n+\t/* act_tid: 8, , table: int_full_act_record.0 */\n \t{\n-\t.description = \"metadata_data\",\n+\t.description = \"sp_rec_ptr\",\n \t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"metadata_rsvd\",\n-\t.field_bit_size = 10,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"metadata_op\",\n-\t.field_bit_size = 2,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"metadata_prof\",\n-\t.field_bit_size = 4,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_SP_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_SP_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"ivlan_tpid\",\n+\t.description = \"encap_ptr\",\n \t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"ivlan_pri\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"ivlan_de\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"ivlan_vid\",\n-\t.field_bit_size = 12,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_ENCAP_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_ENCAP_PTR_0 & 0xff}\n \t},\n \t{\n-\t.description = \"ovlan_tpid\",\n+\t.description = \"mod_rec_ptr\",\n \t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"ovlan_pri\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"ovlan_de\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"ovlan_vid\",\n-\t.field_bit_size = 12,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MODIFY_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MODIFY_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"alt_pfid\",\n-\t.field_bit_size = 4,\n+\t.description = \"rsvd1\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"alt_vid\",\n-\t.field_bit_size = 12,\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ttl_rsvd\",\n-\t.field_bit_size = 12,\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ttl_tl3_dec\",\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"stats_op\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_ACT_T_DEC_TTL >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_ACT_T_DEC_TTL & 0xff}\n+\t1}\n \t},\n \t{\n-\t.description = \"ttl_il3_dec\",\n-\t.field_bit_size = 1,\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_ACT_DEC_TTL >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_ACT_DEC_TTL & 0xff}\n+\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n \t},\n \t{\n-\t.description = \"ttl_tl3_rdir\",\n-\t.field_bit_size = 1,\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_VPORT >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VPORT & 0xff}\n \t},\n \t{\n-\t.description = \"ttl_il3_rdir\",\n+\t.description = \"use_default\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tun_new_prot\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"tun_ex_prot\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"tun_mv\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"reserved\",\n-\t.field_bit_size = 0,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"l2_dmac\",\n-\t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"l2_smac\",\n-\t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MIRROR_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MIRROR_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"l3_sip_ipv6\",\n-\t.field_bit_size = 128,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"cond_copy\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_dip_ipv6\",\n-\t.field_bit_size = 128,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_sip_ipv4\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_dip_ipv4\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_sport\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_SET_TP_SRC >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_TP_SRC & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t1}\n \t},\n+\t/* act_tid: 9, , table: int_flow_counter_tbl.0 */\n \t{\n-\t.description = \"l4_dport\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_SET_TP_DST >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_TP_DST & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.description = \"count\",\n+\t.field_bit_size = 64,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 5, , table: mod_record.ing_no_ttl */\n+\t/* act_tid: 9, , table: mod_record.vf_2_vf */\n \t{\n \t.description = \"metadata_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n \t.description = \"rem_ovlan\",\n@@ -3957,98 +8358,55 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"l3_sip_ipv4_en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\t1},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l3_dip_ipv4_en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\t1},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l4_sport_en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\t1},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l4_dport_en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr2 = {\n-\t1},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"metadata_data\",\n \t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_PORT_TABLE,\n+\t.field_opr1 = {\n+\t\t(BNXT_ULP_CF_IDX_DEV_ACT_PORT_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DEV_ACT_PORT_ID & 0xff,\n+\t\t(BNXT_ULP_PORT_TABLE_VF_FUNC_METADATA >> 8) & 0xff,\n+\t\tBNXT_ULP_PORT_TABLE_VF_FUNC_METADATA & 0xff}\n \t},\n \t{\n \t.description = \"metadata_rsvd\",\n \t.field_bit_size = 10,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"metadata_op\",\n \t.field_bit_size = 2,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"metadata_prof\",\n \t.field_bit_size = 4,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"ivlan_tpid\",\n@@ -4168,84 +8526,24 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"l3_sip_ipv4\",\n \t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_SRC & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n \t.description = \"l3_dip_ipv4\",\n \t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_IPV4_DST & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n \t.description = \"l4_sport\",\n \t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_SRC & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_SET_TP_SRC >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_TP_SRC & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n \t.description = \"l4_dport\",\n \t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_SET_TP_DST & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_SET_TP_DST >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_SET_TP_DST & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n-\t/* act_tid: 5, , table: int_full_act_record.0 */\n+\t/* act_tid: 9, , table: int_full_act_record.0 */\n \t{\n \t.description = \"sp_rec_ptr\",\n \t.field_bit_size = 16,\n@@ -4270,788 +8568,435 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t{\n \t.description = \"rsvd1\",\n \t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"rsvd0\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"decap_func\",\n-\t.field_bit_size = 5,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"meter\",\n-\t.field_bit_size = 10,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"stats_op\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_ACT_BIT_COUNT & 0xff}\n-\t},\n-\t{\n-\t.description = \"stats_ptr\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n-\t},\n-\t{\n-\t.description = \"vnic_or_vport\",\n-\t.field_bit_size = 11,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_VPORT >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_VPORT & 0xff}\n-\t},\n-\t{\n-\t.description = \"use_default\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"mirror\",\n-\t.field_bit_size = 4,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"cond_copy\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"vlan_del_rpt\",\n-\t.field_bit_size = 2,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"drop\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"hit\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"type\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n-\t},\n-\t/* act_tid: 6, , table: int_flow_counter_tbl.0 */\n-\t{\n-\t.description = \"count\",\n-\t.field_bit_size = 64,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t/* act_tid: 6, , table: sp_smac_ipv4.0 */\n-\t{\n-\t.description = \"smac\",\n-\t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_ETH_SMAC >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_ETH_SMAC & 0xff}\n-\t},\n-\t{\n-\t.description = \"ipv4_src_addr\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV4_SADDR >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV4_SADDR & 0xff}\n-\t},\n-\t{\n-\t.description = \"reserved\",\n-\t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t/* act_tid: 6, , table: source_property_cache.wr */\n-\t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n-\t},\n-\t{\n-\t.description = \"sp_rec_ptr\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_SP_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_SP_PTR & 0xff}\n-\t},\n-\t/* act_tid: 6, , table: sp_smac_ipv6.0 */\n-\t{\n-\t.description = \"smac\",\n-\t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_ETH_SMAC >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_ETH_SMAC & 0xff}\n-\t},\n-\t{\n-\t.description = \"ipv6_src_addr\",\n-\t.field_bit_size = 128,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV6_SADDR >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV6_SADDR & 0xff}\n-\t},\n-\t{\n-\t.description = \"reserved\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t/* act_tid: 6, , table: int_tun_encap_record.ipv4_vxlan */\n-\t{\n-\t.description = \"ecv_valid\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_ECV_VALID_YES}\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_custom_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_vtag_type\",\n-\t.field_bit_size = 4,\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG_TYPE >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG_TYPE & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_l2_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_ECV_L2_EN_YES}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_l3_type\",\n-\t.field_bit_size = 3,\n+\t.description = \"stats_op\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_L3_TYPE >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_ENCAP_L3_TYPE & 0xff}\n+\t1}\n \t},\n \t{\n-\t.description = \"ecv_l4_type\",\n-\t.field_bit_size = 3,\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\tULP_THOR_SYM_ECV_L4_TYPE_UDP_CSUM}\n+\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n \t},\n \t{\n-\t.description = \"ecv_tun_type\",\n-\t.field_bit_size = 3,\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\tULP_THOR_SYM_ECV_TUN_TYPE_VXLAN}\n+\t(ULP_THOR_SYM_LOOPBACK_PORT >> 8) & 0xff,\n+\tULP_THOR_SYM_LOOPBACK_PORT & 0xff}\n \t},\n \t{\n-\t.description = \"enc_eth_dmac\",\n-\t.field_bit_size = 48,\n+\t.description = \"use_default\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_ETH_DMAC >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_ETH_DMAC & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_o_vlan_tag\",\n-\t.field_bit_size = 16,\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_SHARED_SAMPLE & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr2 = {\n-\t(BNXT_ULP_ENC_FIELD_O_VLAN_TCI >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_O_VLAN_TCI & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t(BNXT_ULP_RF_IDX_MIRROR_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MIRROR_ID_0 & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_o_vlan_type\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ENC_FIELD_O_VLAN_TYPE >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_O_VLAN_TYPE & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.description = \"cond_copy\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_i_vlan_tag\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ENC_FIELD_I_VLAN_TCI >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_I_VLAN_TCI & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_i_vlan_type\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ENC_FIELD_I_VLAN_TYPE >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_I_VLAN_TYPE & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_ipv4_ihl\",\n-\t.field_bit_size = 8,\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV4_IHL >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV4_IHL & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_ipv4_tos\",\n-\t.field_bit_size = 8,\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV4_TOS >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV4_TOS & 0xff}\n+\t1}\n \t},\n+\t/* act_tid: 10, , table: mirror_tbl.alloc */\n \t{\n-\t.description = \"enc_ipv4_pkt_id\",\n+\t.description = \"act_rec_ptr\",\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV4_PKT_ID >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV4_PKT_ID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_ipv4_frag\",\n-\t.field_bit_size = 16,\n+\t.description = \"reserved\",\n+\t.field_bit_size = 13,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV4_FRAG >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV4_FRAG & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_ipv4_ttl\",\n-\t.field_bit_size = 8,\n+\t.description = \"ignore_drop\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV4_TTL >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV4_TTL & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_ipv4_proto\",\n-\t.field_bit_size = 8,\n+\t.description = \"copy_ing_or_egr\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV4_PROTO >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV4_PROTO & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_ipv4_daddr\",\n-\t.field_bit_size = 32,\n+\t.description = \"enable\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV4_DADDR >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV4_DADDR & 0xff}\n+\t1}\n \t},\n+\t/* act_tid: 10, , table: int_flow_counter_tbl.0 */\n \t{\n-\t.description = \"enc_ipv6_vtc\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"count\",\n+\t.field_bit_size = 64,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* act_tid: 10, , table: mod_record.vf_2_vf */\n \t{\n-\t.description = \"enc_ipv6_zero\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"metadata_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n-\t.description = \"enc_ipv6_proto\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"rem_ovlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_ipv6_ttl\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"rem_ivlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_ipv6_daddr\",\n-\t.field_bit_size = 128,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"rep_add_ivlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_udp_sport\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_UDP_SPORT >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_UDP_SPORT & 0xff}\n+\t.description = \"rep_add_ovlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_udp_dport\",\n-\t.field_bit_size = 16,\n+\t.description = \"ttl_update\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_UDP_DPORT >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_UDP_DPORT & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_vxlan_flags\",\n-\t.field_bit_size = 8,\n+\t.description = \"tun_md_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_VXLAN_FLAGS >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_VXLAN_FLAGS & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_vxlan_rsvd0\",\n-\t.field_bit_size = 24,\n+\t.description = \"reserved_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_VXLAN_RSVD0 >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_VXLAN_RSVD0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_vxlan_vni\",\n-\t.field_bit_size = 24,\n+\t.description = \"l2_dmac_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_VXLAN_VNI >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_VXLAN_VNI & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_vxlan_rsvd1\",\n-\t.field_bit_size = 8,\n+\t.description = \"l2_smac_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_VXLAN_RSVD1 >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_VXLAN_RSVD1 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 6, , table: vxlan_encap_rec_cache.wr */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"l3_sip_ipv6_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_dip_ipv6_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_ENCAP_PTR_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_ENCAP_PTR_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 6, , table: int_tun_encap_record.ipv6_vxlan */\n \t{\n-\t.description = \"ecv_valid\",\n+\t.description = \"l3_sip_ipv4_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_ECV_VALID_YES}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_custom_en\",\n+\t.description = \"l3_dip_ipv4_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_vtag_type\",\n-\t.field_bit_size = 4,\n+\t.description = \"l4_sport_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG_TYPE >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_ENCAP_VTAG_TYPE & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_l2_en\",\n+\t.description = \"l4_dport_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_ECV_L2_EN_YES}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_l3_type\",\n-\t.field_bit_size = 3,\n+\t.description = \"metadata_data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_PORT_TABLE,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_ENCAP_L3_TYPE >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_ENCAP_L3_TYPE & 0xff}\n+\t\t(BNXT_ULP_CF_IDX_DEV_ACT_PORT_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DEV_ACT_PORT_ID & 0xff,\n+\t\t(BNXT_ULP_PORT_TABLE_VF_FUNC_METADATA >> 8) & 0xff,\n+\t\tBNXT_ULP_PORT_TABLE_VF_FUNC_METADATA & 0xff}\n \t},\n \t{\n-\t.description = \"ecv_l4_type\",\n-\t.field_bit_size = 3,\n+\t.description = \"metadata_rsvd\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_ECV_L4_TYPE_UDP_CSUM}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_tun_type\",\n-\t.field_bit_size = 3,\n+\t.description = \"metadata_op\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_ECV_TUN_TYPE_VXLAN}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_eth_dmac\",\n-\t.field_bit_size = 48,\n+\t.description = \"metadata_prof\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_ETH_DMAC >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_ETH_DMAC & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"enc_o_vlan_tag\",\n+\t.description = \"ivlan_tpid\",\n \t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ENC_FIELD_O_VLAN_TCI >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_O_VLAN_TCI & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_o_vlan_type\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ENC_FIELD_O_VLAN_TYPE >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_O_VLAN_TYPE & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.description = \"ivlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_i_vlan_tag\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ENC_FIELD_I_VLAN_TCI >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_I_VLAN_TCI & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.description = \"ivlan_de\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_i_vlan_type\",\n+\t.description = \"ivlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_tpid\",\n \t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_HDR_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_OI_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_ENC_FIELD_I_VLAN_TYPE >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_I_VLAN_TYPE & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_ipv4_ihl\",\n-\t.field_bit_size = 8,\n+\t.description = \"ovlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_de\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ovlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"alt_pfid\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"alt_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_rsvd\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_il3_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_il3_rdir\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_ipv4_tos\",\n-\t.field_bit_size = 8,\n+\t.description = \"tun_new_prot\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_ipv4_pkt_id\",\n+\t.description = \"tun_ex_prot\",\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_ipv4_frag\",\n+\t.description = \"tun_mv\",\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_ipv4_ttl\",\n-\t.field_bit_size = 8,\n+\t.description = \"reserved\",\n+\t.field_bit_size = 0,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_ipv4_proto\",\n-\t.field_bit_size = 8,\n+\t.description = \"l2_dmac\",\n+\t.field_bit_size = 48,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_ipv4_daddr\",\n-\t.field_bit_size = 32,\n+\t.description = \"l2_smac\",\n+\t.field_bit_size = 48,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_ipv6_vtc\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV6_VTC_FLOW >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV6_VTC_FLOW & 0xff}\n-\t},\n-\t{\n-\t.description = \"enc_ipv6_zero\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"l3_sip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_ipv6_proto\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV6_PROTO >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV6_PROTO & 0xff}\n+\t.description = \"l3_dip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_ipv6_ttl\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV6_TTL >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV6_TTL & 0xff}\n+\t.description = \"l3_sip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_ipv6_daddr\",\n-\t.field_bit_size = 128,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_IPV6_DADDR >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_IPV6_DADDR & 0xff}\n+\t.description = \"l3_dip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_udp_sport\",\n+\t.description = \"l4_sport\",\n \t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_UDP_SPORT >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_UDP_SPORT & 0xff}\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"enc_udp_dport\",\n+\t.description = \"l4_dport\",\n \t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_UDP_DPORT >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_UDP_DPORT & 0xff}\n-\t},\n-\t{\n-\t.description = \"enc_vxlan_flags\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_VXLAN_FLAGS >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_VXLAN_FLAGS & 0xff}\n-\t},\n-\t{\n-\t.description = \"enc_vxlan_rsvd0\",\n-\t.field_bit_size = 24,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_VXLAN_RSVD0 >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_VXLAN_RSVD0 & 0xff}\n-\t},\n-\t{\n-\t.description = \"enc_vxlan_vni\",\n-\t.field_bit_size = 24,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_VXLAN_VNI >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_VXLAN_VNI & 0xff}\n-\t},\n-\t{\n-\t.description = \"enc_vxlan_rsvd1\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ENC_FIELD,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ENC_FIELD_VXLAN_RSVD1 >> 8) & 0xff,\n-\tBNXT_ULP_ENC_FIELD_VXLAN_RSVD1 & 0xff}\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n-\t/* act_tid: 6, , table: int_full_act_record.0 */\n+\t/* act_tid: 10, , table: int_full_act_record.0 */\n \t{\n \t.description = \"sp_rec_ptr\",\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_SP_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_SP_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"encap_ptr\",\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_ENCAP_PTR_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_ENCAP_PTR_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"mod_rec_ptr\",\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MODIFY_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MODIFY_PTR & 0xff}\n \t},\n \t{\n \t.description = \"rsvd1\",\n@@ -5098,10 +9043,10 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.description = \"vnic_or_vport\",\n \t.field_bit_size = 11,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_VPORT >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_VPORT & 0xff}\n+\t(ULP_THOR_SYM_LOOPBACK_PORT >> 8) & 0xff,\n+\tULP_THOR_SYM_LOOPBACK_PORT & 0xff}\n \t},\n \t{\n \t.description = \"use_default\",\n@@ -5146,10 +9091,74 @@ struct bnxt_ulp_mapper_field_info ulp_thor_act_result_field_list[] = {\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n \t1}\n+\t},\n+\t/* act_tid: 10, , table: mirror_tbl.wr */\n+\t{\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t},\n+\t{\n+\t.description = \"reserved\",\n+\t.field_bit_size = 13,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ignore_drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"copy_ing_or_egr\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"enable\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t/* act_tid: 10, , table: shared_mirror_record.wr */\n+\t{\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t},\n+\t{\n+\t.description = \"mirror_id\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MIRROR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MIRROR_PTR_0 & 0xff}\n \t}\n };\n \n struct bnxt_ulp_mapper_ident_info ulp_thor_act_ident_list[] = {\n+\t/* act_tid: 1, , table: shared_meter_tbl_cache.rd */\n+\t{\n+\t.description = \"meter_ptr\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_METER_PTR_0,\n+\t.ident_bit_size = 10,\n+\t.ident_bit_pos = 32\n+\t},\n \t/* act_tid: 1, , table: shared_mirror_record.rd */\n \t{\n \t.description = \"mirror_id\",\n@@ -5157,18 +9166,121 @@ struct bnxt_ulp_mapper_ident_info ulp_thor_act_ident_list[] = {\n \t.ident_bit_size = 4,\n \t.ident_bit_pos = 32\n \t},\n-\t/* act_tid: 6, , table: source_property_cache.rd */\n+\t/* act_tid: 2, , table: shared_mirror_record.del_chk */\n+\t{\n+\t.description = \"rid\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_RID,\n+\t.ident_bit_size = 32,\n+\t.ident_bit_pos = 0\n+\t},\n+\t/* act_tid: 3, , table: shared_mirror_record.rd */\n+\t{\n+\t.description = \"mirror_id\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_MIRROR_ID_0,\n+\t.ident_bit_size = 4,\n+\t.ident_bit_pos = 32\n+\t},\n+\t/* act_tid: 4, , table: shared_mirror_record.rd */\n+\t{\n+\t.description = \"mirror_id\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_MIRROR_ID_0,\n+\t.ident_bit_size = 4,\n+\t.ident_bit_pos = 32\n+\t},\n+\t/* act_tid: 5, , table: meter_profile_tbl_cache.rd2 */\n+\t{\n+\t.description = \"meter_profile_ptr\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_METER_PROFILE_PTR_0,\n+\t.ident_bit_size = 10,\n+\t.ident_bit_pos = 32\n+\t},\n+\t/* act_tid: 5, , table: meter_profile_tbl_cache.del_chk */\n+\t{\n+\t.description = \"rid\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_RID,\n+\t.ident_bit_size = 32,\n+\t.ident_bit_pos = 0\n+\t},\n+\t/* act_tid: 5, , table: shared_meter_tbl_cache.del_chk */\n+\t{\n+\t.description = \"rid\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_RID,\n+\t.ident_bit_size = 32,\n+\t.ident_bit_pos = 0\n+\t},\n+\t/* act_tid: 5, , table: shared_meter_tbl_cache.rd_update */\n+\t{\n+\t.description = \"meter_ptr\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_METER_PTR_0,\n+\t.ident_bit_size = 10,\n+\t.ident_bit_pos = 32\n+\t},\n+\t/* act_tid: 5, , table: meter_tbl.update_rd */\n+\t{\n+\t.description = \"ecn_rmp_en\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_RF_1,\n+\t.ident_bit_size = 1,\n+\t.ident_bit_pos = 55\n+\t},\n+\t{\n+\t.description = \"meter_profile\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_METER_PROFILE_PTR_0,\n+\t.ident_bit_size = 8,\n+\t.ident_bit_pos = 56\n+\t},\n+\t{\n+\t.description = \"mtr_val\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_RF_0,\n+\t.ident_bit_size = 1,\n+\t.ident_bit_pos = 54\n+\t},\n+\t/* act_tid: 6, , table: shared_mirror_record.rd */\n+\t{\n+\t.description = \"mirror_id\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_MIRROR_ID_0,\n+\t.ident_bit_size = 4,\n+\t.ident_bit_pos = 32\n+\t},\n+\t/* act_tid: 7, , table: shared_mirror_record.rd */\n+\t{\n+\t.description = \"mirror_id\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_MIRROR_ID_0,\n+\t.ident_bit_size = 4,\n+\t.ident_bit_pos = 32\n+\t},\n+\t/* act_tid: 8, , table: shared_mirror_record.rd */\n+\t{\n+\t.description = \"mirror_id\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_MIRROR_ID_0,\n+\t.ident_bit_size = 4,\n+\t.ident_bit_pos = 32\n+\t},\n+\t/* act_tid: 8, , table: source_property_cache.rd */\n \t{\n \t.description = \"sp_rec_ptr\",\n \t.regfile_idx = BNXT_ULP_RF_IDX_MAIN_SP_PTR,\n \t.ident_bit_size = 16,\n \t.ident_bit_pos = 32\n \t},\n-\t/* act_tid: 6, , table: vxlan_encap_rec_cache.rd */\n+\t/* act_tid: 8, , table: vxlan_encap_rec_cache.rd */\n \t{\n \t.description = \"enc_rec_ptr\",\n \t.regfile_idx = BNXT_ULP_RF_IDX_ENCAP_PTR_0,\n \t.ident_bit_size = 16,\n \t.ident_bit_pos = 32\n+\t},\n+\t/* act_tid: 9, , table: shared_mirror_record.rd */\n+\t{\n+\t.description = \"mirror_id\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_MIRROR_ID_0,\n+\t.ident_bit_size = 4,\n+\t.ident_bit_pos = 32\n+\t},\n+\t/* act_tid: 10, , table: shared_mirror_record.del_chk */\n+\t{\n+\t.description = \"rid\",\n+\t.regfile_idx = BNXT_ULP_RF_IDX_RID,\n+\t.ident_bit_size = 32,\n+\t.ident_bit_pos = 0\n \t}\n };\ndiff --git a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_thor_class.c b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_thor_class.c\nindex 46c0d624dc..1a6c94f187 100644\n--- a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_thor_class.c\n+++ b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_thor_class.c\n@@ -1,10 +1,8 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n-/* date: Wed Nov 24 17:15:38 2021 */\n-\n #include \"ulp_template_db_enum.h\"\n #include \"ulp_template_db_field.h\"\n #include \"ulp_template_struct.h\"\n@@ -55,7 +53,7 @@ struct bnxt_ulp_mapper_tmpl_info ulp_thor_class_tmpl_list[] = {\n \t/* class_tid: 5, egress */\n \t[5] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_THOR,\n-\t.num_tbls = 25,\n+\t.num_tbls = 33,\n \t.start_tbl_idx = 91,\n \t.reject_info = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n@@ -123,9 +121,9 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.key_start_idx = 2,\n-\t.blob_key_bit_size = 76,\n-\t.key_bit_size = 76,\n-\t.key_num_fields = 5,\n+\t.blob_key_bit_size = 92,\n+\t.key_bit_size = 92,\n+\t.key_num_fields = 6,\n \t.ident_start_idx = 4,\n \t.ident_nums = 1\n \t},\n@@ -157,7 +155,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n \t.pri_operand = 0,\n-\t.key_start_idx = 7,\n+\t.key_start_idx = 8,\n \t.blob_key_bit_size = 213,\n \t.key_bit_size = 213,\n \t.key_num_fields = 21,\n@@ -181,10 +179,10 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 28,\n-\t.blob_key_bit_size = 76,\n-\t.key_bit_size = 76,\n-\t.key_num_fields = 5,\n+\t.key_start_idx = 29,\n+\t.blob_key_bit_size = 92,\n+\t.key_bit_size = 92,\n+\t.key_num_fields = 6,\n \t.result_start_idx = 6,\n \t.result_bit_size = 62,\n \t.result_num_fields = 4\n@@ -214,7 +212,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 33,\n+\t.key_start_idx = 35,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -287,7 +285,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 36,\n+\t.key_start_idx = 38,\n \t.blob_key_bit_size = 94,\n \t.key_bit_size = 94,\n \t.key_num_fields = 43,\n@@ -312,7 +310,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 79,\n+\t.key_start_idx = 81,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -332,7 +330,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t\t.cond_nums = 0 },\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 82,\n+\t.key_start_idx = 84,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -354,7 +352,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 196,\n+\t.key_start_idx = 198,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -425,7 +423,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 199,\n+\t.key_start_idx = 201,\n \t.blob_key_bit_size = 94,\n \t.key_bit_size = 94,\n \t.key_num_fields = 43,\n@@ -453,7 +451,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 242,\n+\t.key_start_idx = 244,\n \t.blob_key_bit_size = 94,\n \t.key_bit_size = 94,\n \t.key_num_fields = 43,\n@@ -478,7 +476,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 285,\n+\t.key_start_idx = 287,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -503,7 +501,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 288,\n+\t.key_start_idx = 290,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -528,7 +526,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 402,\n+\t.key_start_idx = 404,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -553,7 +551,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 516,\n+\t.key_start_idx = 518,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -578,7 +576,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 630,\n+\t.key_start_idx = 632,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -603,7 +601,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 744,\n+\t.key_start_idx = 746,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -628,7 +626,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 858,\n+\t.key_start_idx = 860,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -653,7 +651,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 972,\n+\t.key_start_idx = 974,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -675,7 +673,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n-\t.key_start_idx = 1086,\n+\t.key_start_idx = 1088,\n \t.blob_key_bit_size = 10,\n \t.key_bit_size = 10,\n \t.key_num_fields = 1,\n@@ -696,7 +694,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1087,\n+\t.key_start_idx = 1089,\n \t.blob_key_bit_size = 19,\n \t.key_bit_size = 19,\n \t.key_num_fields = 2,\n@@ -731,7 +729,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n \t.pri_operand = 0,\n-\t.key_start_idx = 1089,\n+\t.key_start_idx = 1091,\n \t.blob_key_bit_size = 213,\n \t.key_bit_size = 213,\n \t.key_num_fields = 21,\n@@ -755,7 +753,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1110,\n+\t.key_start_idx = 1112,\n \t.blob_key_bit_size = 19,\n \t.key_bit_size = 19,\n \t.key_num_fields = 2,\n@@ -788,10 +786,10 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1112,\n-\t.blob_key_bit_size = 76,\n-\t.key_bit_size = 76,\n-\t.key_num_fields = 5,\n+\t.key_start_idx = 1114,\n+\t.blob_key_bit_size = 92,\n+\t.key_bit_size = 92,\n+\t.key_num_fields = 6,\n \t.ident_start_idx = 18,\n \t.ident_nums = 1\n \t},\n@@ -823,7 +821,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n \t.pri_operand = 0,\n-\t.key_start_idx = 1117,\n+\t.key_start_idx = 1120,\n \t.blob_key_bit_size = 213,\n \t.key_bit_size = 213,\n \t.key_num_fields = 21,\n@@ -847,10 +845,10 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1138,\n-\t.blob_key_bit_size = 76,\n-\t.key_bit_size = 76,\n-\t.key_num_fields = 5,\n+\t.key_start_idx = 1141,\n+\t.blob_key_bit_size = 92,\n+\t.key_bit_size = 92,\n+\t.key_num_fields = 6,\n \t.result_start_idx = 422,\n \t.result_bit_size = 62,\n \t.result_num_fields = 4\n@@ -880,7 +878,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1143,\n+\t.key_start_idx = 1147,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -953,7 +951,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 1146,\n+\t.key_start_idx = 1150,\n \t.blob_key_bit_size = 94,\n \t.key_bit_size = 94,\n \t.key_num_fields = 43,\n@@ -978,7 +976,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1189,\n+\t.key_start_idx = 1193,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -998,7 +996,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t\t.cond_nums = 0 },\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 1192,\n+\t.key_start_idx = 1196,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -1021,7 +1019,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1306,\n+\t.key_start_idx = 1310,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -1075,7 +1073,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 1,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 1309,\n+\t.key_start_idx = 1313,\n \t.blob_key_bit_size = 94,\n \t.key_bit_size = 94,\n \t.key_num_fields = 43,\n@@ -1098,7 +1096,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1352,\n+\t.key_start_idx = 1356,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -1123,7 +1121,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 1355,\n+\t.key_start_idx = 1359,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -1145,7 +1143,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1469,\n+\t.key_start_idx = 1473,\n \t.blob_key_bit_size = 11,\n \t.key_bit_size = 11,\n \t.key_num_fields = 1,\n@@ -1177,7 +1175,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1470,\n+\t.key_start_idx = 1474,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -1250,7 +1248,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 1473,\n+\t.key_start_idx = 1477,\n \t.blob_key_bit_size = 94,\n \t.key_bit_size = 94,\n \t.key_num_fields = 43,\n@@ -1275,7 +1273,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1516,\n+\t.key_start_idx = 1520,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -1295,7 +1293,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t\t.cond_nums = 0 },\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 1519,\n+\t.key_start_idx = 1523,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -1317,7 +1315,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1633,\n+\t.key_start_idx = 1637,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -1371,7 +1369,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 1636,\n+\t.key_start_idx = 1640,\n \t.blob_key_bit_size = 94,\n \t.key_bit_size = 94,\n \t.key_num_fields = 43,\n@@ -1399,7 +1397,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 1679,\n+\t.key_start_idx = 1683,\n \t.blob_key_bit_size = 94,\n \t.key_bit_size = 94,\n \t.key_num_fields = 43,\n@@ -1424,7 +1422,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 1722,\n+\t.key_start_idx = 1726,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -1449,7 +1447,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 1725,\n+\t.key_start_idx = 1729,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -1474,7 +1472,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 1839,\n+\t.key_start_idx = 1843,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -1499,7 +1497,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 1953,\n+\t.key_start_idx = 1957,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n@@ -1541,13 +1539,13 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2067,\n+\t.key_start_idx = 2071,\n \t.blob_key_bit_size = 10,\n \t.key_bit_size = 10,\n \t.key_num_fields = 1,\n \t.result_start_idx = 967,\n-\t.result_bit_size = 152,\n-\t.result_num_fields = 5\n+\t.result_bit_size = 153,\n+\t.result_num_fields = 6\n \t},\n \t{ /* class_tid: 4, , table: l2_cntxt_tcam_cache.ing_rd */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n@@ -1563,7 +1561,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2068,\n+\t.key_start_idx = 2072,\n \t.blob_key_bit_size = 11,\n \t.key_bit_size = 11,\n \t.key_num_fields = 1,\n@@ -1600,11 +1598,11 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 2069,\n+\t.key_start_idx = 2073,\n \t.blob_key_bit_size = 213,\n \t.key_bit_size = 213,\n \t.key_num_fields = 21,\n-\t.result_start_idx = 972,\n+\t.result_start_idx = 973,\n \t.result_bit_size = 43,\n \t.result_num_fields = 6,\n \t.ident_start_idx = 35,\n@@ -1624,11 +1622,11 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2090,\n+\t.key_start_idx = 2094,\n \t.blob_key_bit_size = 11,\n \t.key_bit_size = 11,\n \t.key_num_fields = 1,\n-\t.result_start_idx = 978,\n+\t.result_start_idx = 979,\n \t.result_bit_size = 62,\n \t.result_num_fields = 4\n \t},\n@@ -1645,7 +1643,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_IF_TBL_OPC_WR_COMP_FIELD,\n \t.tbl_operand = BNXT_ULP_CF_IDX_PHY_PORT_PARIF,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n-\t.result_start_idx = 982,\n+\t.result_start_idx = 983,\n \t.result_bit_size = 32,\n \t.result_num_fields = 1\n \t},\n@@ -1662,7 +1660,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_IF_TBL_OPC_WR_COMP_FIELD,\n \t.tbl_operand = BNXT_ULP_CF_IDX_PHY_PORT_PARIF,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n-\t.result_start_idx = 983,\n+\t.result_start_idx = 984,\n \t.result_bit_size = 32,\n \t.result_num_fields = 1\n \t},\n@@ -1682,7 +1680,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n-\t.result_start_idx = 984,\n+\t.result_start_idx = 985,\n \t.result_bit_size = 128,\n \t.result_num_fields = 17,\n \t.encap_num_fields = 0\n@@ -1701,13 +1699,13 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2091,\n+\t.key_start_idx = 2095,\n \t.blob_key_bit_size = 10,\n \t.key_bit_size = 10,\n \t.key_num_fields = 1,\n-\t.result_start_idx = 1001,\n-\t.result_bit_size = 152,\n-\t.result_num_fields = 5\n+\t.result_start_idx = 1002,\n+\t.result_bit_size = 153,\n+\t.result_num_fields = 6\n \t},\n \t{ /* class_tid: 4, , table: control.egr_0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n@@ -1734,7 +1732,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2092,\n+\t.key_start_idx = 2096,\n \t.blob_key_bit_size = 11,\n \t.key_bit_size = 11,\n \t.key_num_fields = 1,\n@@ -1767,7 +1765,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_operand = BNXT_ULP_CF_IDX_DRV_FUNC_SVIF,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n-\t.result_start_idx = 1006,\n+\t.result_start_idx = 1008,\n \t.result_bit_size = 64,\n \t.result_num_fields = 8\n \t},\n@@ -1785,11 +1783,11 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2093,\n+\t.key_start_idx = 2097,\n \t.blob_key_bit_size = 11,\n \t.key_bit_size = 11,\n \t.key_num_fields = 1,\n-\t.result_start_idx = 1014,\n+\t.result_start_idx = 1016,\n \t.result_bit_size = 62,\n \t.result_num_fields = 4\n \t},\n@@ -1807,7 +1805,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2094,\n+\t.key_start_idx = 2098,\n \t.blob_key_bit_size = 11,\n \t.key_bit_size = 11,\n \t.key_num_fields = 1,\n@@ -1842,11 +1840,11 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 2095,\n+\t.key_start_idx = 2099,\n \t.blob_key_bit_size = 213,\n \t.key_bit_size = 213,\n \t.key_num_fields = 21,\n-\t.result_start_idx = 1018,\n+\t.result_start_idx = 1020,\n \t.result_bit_size = 43,\n \t.result_num_fields = 6,\n \t.ident_start_idx = 36,\n@@ -1866,11 +1864,11 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2116,\n+\t.key_start_idx = 2120,\n \t.blob_key_bit_size = 11,\n \t.key_bit_size = 11,\n \t.key_num_fields = 1,\n-\t.result_start_idx = 1024,\n+\t.result_start_idx = 1026,\n \t.result_bit_size = 62,\n \t.result_num_fields = 4\n \t},\n@@ -1887,7 +1885,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_IF_TBL_OPC_WR_COMP_FIELD,\n \t.tbl_operand = BNXT_ULP_CF_IDX_DRV_FUNC_PARIF,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 1028,\n+\t.result_start_idx = 1030,\n \t.result_bit_size = 32,\n \t.result_num_fields = 1\n \t},\n@@ -1904,57 +1902,15 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_IF_TBL_OPC_WR_COMP_FIELD,\n \t.tbl_operand = BNXT_ULP_CF_IDX_DRV_FUNC_PARIF,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 1029,\n+\t.result_start_idx = 1031,\n \t.result_bit_size = 32,\n \t.result_num_fields = 1\n \t},\n-\t{ /* class_tid: 5, , table: int_full_act_record.loopback */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_VFR_CFA_ACTION,\n-\t.direction = TF_DIR_TX,\n-\t.execute_info = {\n-\t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 51,\n-\t\t.cond_nums = 0 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_GLB_REGFILE,\n-\t.tbl_operand = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n-\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n-\t.result_start_idx = 1030,\n-\t.result_bit_size = 128,\n-\t.result_num_fields = 17,\n-\t.encap_num_fields = 0\n-\t},\n-\t{ /* class_tid: 5, , table: port_table.egr_wr */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_PORT_TABLE,\n-\t.direction = TF_DIR_TX,\n-\t.execute_info = {\n-\t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 51,\n-\t\t.cond_nums = 0 },\n-\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n-\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2117,\n-\t.blob_key_bit_size = 10,\n-\t.key_bit_size = 10,\n-\t.key_num_fields = 1,\n-\t.result_start_idx = 1047,\n-\t.result_bit_size = 152,\n-\t.result_num_fields = 5\n-\t},\n-\t{ /* class_tid: 5, , table: l2_cntxt_tcam_cache.vf_rd_egr */\n+\t{ /* class_tid: 5, , table: profile_tcam_cache.vfr_glb_act_rec_rd */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_L2_CNTXT_TCAM,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_PROFILE_TCAM,\n \t.direction = TF_DIR_TX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n@@ -1965,28 +1921,30 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2118,\n-\t.blob_key_bit_size = 11,\n-\t.key_bit_size = 11,\n-\t.key_num_fields = 1,\n+\t.key_start_idx = 2121,\n+\t.blob_key_bit_size = 14,\n+\t.key_bit_size = 14,\n+\t.key_num_fields = 3,\n \t.ident_start_idx = 37,\n \t.ident_nums = 0\n \t},\n-\t{ /* class_tid: 5, , table: control.vf_0 */\n+\t{ /* class_tid: 5, , table: control.prof_tcam_cache.vfr_glb_act_rec_rd.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n \t.direction = TF_DIR_TX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 3,\n+\t\t.cond_false_goto = 6,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n \t\t.cond_start_idx = 51,\n \t\t.cond_nums = 1 },\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID\n \t},\n-\t{ /* class_tid: 5, , table: l2_cntxt_tcam.vf_egr */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n-\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t{ /* class_tid: 5, , table: mod_record.vf_2_vfr_egr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n \t.direction = TF_DIR_TX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n@@ -1994,26 +1952,19 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n \t\t.cond_start_idx = 52,\n \t\t.cond_nums = 0 },\n-\t.tbl_opcode = BNXT_ULP_TCAM_TBL_OPC_ALLOC_WR_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n-\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n-\t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n-\t.pri_operand = 0,\n-\t.key_start_idx = 2119,\n-\t.blob_key_bit_size = 213,\n-\t.key_bit_size = 213,\n-\t.key_num_fields = 21,\n-\t.result_start_idx = 1052,\n-\t.result_bit_size = 43,\n-\t.result_num_fields = 6,\n-\t.ident_start_idx = 37,\n-\t.ident_nums = 1\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_GLB_REGFILE,\n+\t.tbl_operand = BNXT_ULP_GLB_RF_IDX_GLB_MODIFY_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.result_start_idx = 1032,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 47\n \t},\n-\t{ /* class_tid: 5, , table: l2_cntxt_tcam_cache.vf_egr_wr */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t{ /* class_tid: 5, , table: int_full_act_record.vf_2_vfr_loopback */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_L2_CNTXT_TCAM,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n \t.direction = TF_DIR_TX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n@@ -2021,16 +1972,14 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n \t\t.cond_start_idx = 52,\n \t\t.cond_nums = 0 },\n-\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n-\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2140,\n-\t.blob_key_bit_size = 11,\n-\t.key_bit_size = 11,\n-\t.key_num_fields = 1,\n-\t.result_start_idx = 1058,\n-\t.result_bit_size = 62,\n-\t.result_num_fields = 4\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_GLB_REGFILE,\n+\t.tbl_operand = BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 1079,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 17,\n+\t.encap_num_fields = 0\n \t},\n \t{ /* class_tid: 5, , table: parif_def_arec_ptr.vf_egr */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_IF_TABLE,\n@@ -2044,8 +1993,9 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_IF_TBL_OPC_WR_CONST,\n \t.tbl_operand = ULP_THOR_SYM_LOOPBACK_PARIF,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 1062,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.result_start_idx = 1096,\n \t.result_bit_size = 32,\n \t.result_num_fields = 1\n \t},\n@@ -2061,52 +2011,37 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_IF_TBL_OPC_WR_CONST,\n \t.tbl_operand = ULP_THOR_SYM_LOOPBACK_PARIF,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 1063,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.result_start_idx = 1097,\n \t.result_bit_size = 32,\n \t.result_num_fields = 1\n \t},\n-\t{ /* class_tid: 5, , table: int_full_act_record.vf_ing */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t{ /* class_tid: 5, , table: profile_tcam_cache.vfr_glb_act_rec_wr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_RX,\n-\t.execute_info = {\n-\t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 52,\n-\t\t.cond_nums = 0 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_AND_SET_VFR_FLAG,\n-\t.result_start_idx = 1064,\n-\t.result_bit_size = 128,\n-\t.result_num_fields = 17,\n-\t.encap_num_fields = 0\n-\t},\n-\t{ /* class_tid: 5, , table: ilt_tbl.vf_ing */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_IF_TABLE,\n-\t.resource_type = TF_IF_TBL_TYPE_ILT,\n-\t.direction = TF_DIR_RX,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_PROFILE_TCAM,\n+\t.direction = TF_DIR_TX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n \t\t.cond_start_idx = 52,\n \t\t.cond_nums = 0 },\n-\t.tbl_opcode = BNXT_ULP_IF_TBL_OPC_WR_COMP_FIELD,\n-\t.tbl_operand = BNXT_ULP_CF_IDX_VF_FUNC_SVIF,\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 1081,\n-\t.result_bit_size = 64,\n-\t.result_num_fields = 8\n+\t.key_start_idx = 2124,\n+\t.blob_key_bit_size = 14,\n+\t.key_bit_size = 14,\n+\t.key_num_fields = 3,\n+\t.result_start_idx = 1098,\n+\t.result_bit_size = 138,\n+\t.result_num_fields = 7\n \t},\n-\t{ /* class_tid: 5, , table: l2_cntxt_tcam_cache.rd_egr0 */\n+\t{ /* class_tid: 5, , table: l2_cntxt_tcam_cache.vf_rd_egr */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n-\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.resource_sub_type =\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_L2_CNTXT_TCAM,\n \t.direction = TF_DIR_TX,\n@@ -2119,14 +2054,14 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2141,\n+\t.key_start_idx = 2127,\n \t.blob_key_bit_size = 11,\n \t.key_bit_size = 11,\n \t.key_num_fields = 1,\n-\t.ident_start_idx = 38,\n+\t.ident_start_idx = 37,\n \t.ident_nums = 0\n \t},\n-\t{ /* class_tid: 5, , table: control.0 */\n+\t{ /* class_tid: 5, , table: control.vf_2_vfr.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n \t.direction = TF_DIR_TX,\n \t.execute_info = {\n@@ -2138,9 +2073,9 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID\n \t},\n-\t{ /* class_tid: 5, , table: ilt_tbl.vfr_egr */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_IF_TABLE,\n-\t.resource_type = TF_IF_TBL_TYPE_ILT,\n+\t{ /* class_tid: 5, , table: l2_cntxt_tcam.vf_egr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n \t.direction = TF_DIR_TX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n@@ -2148,15 +2083,23 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n \t\t.cond_start_idx = 53,\n \t\t.cond_nums = 0 },\n-\t.tbl_opcode = BNXT_ULP_IF_TBL_OPC_WR_COMP_FIELD,\n-\t.tbl_operand = BNXT_ULP_CF_IDX_DRV_FUNC_SVIF,\n+\t.tbl_opcode = BNXT_ULP_TCAM_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n-\t.result_start_idx = 1089,\n-\t.result_bit_size = 64,\n-\t.result_num_fields = 8\n+\t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n+\t.pri_operand = 0,\n+\t.key_start_idx = 2128,\n+\t.blob_key_bit_size = 213,\n+\t.key_bit_size = 213,\n+\t.key_num_fields = 21,\n+\t.result_start_idx = 1105,\n+\t.result_bit_size = 43,\n+\t.result_num_fields = 6,\n+\t.ident_start_idx = 37,\n+\t.ident_nums = 1\n \t},\n-\t{ /* class_tid: 5, , table: l2_cntxt_tcam_cache.vfr_wr_egr0 */\n+\t{ /* class_tid: 5, , table: l2_cntxt_tcam_cache.vf_egr_wr */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n \t.resource_sub_type =\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_L2_CNTXT_TCAM,\n@@ -2170,59 +2113,20 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2142,\n+\t.key_start_idx = 2149,\n \t.blob_key_bit_size = 11,\n \t.key_bit_size = 11,\n \t.key_num_fields = 1,\n-\t.result_start_idx = 1097,\n+\t.result_start_idx = 1111,\n \t.result_bit_size = 62,\n \t.result_num_fields = 4\n \t},\n-\t{ /* class_tid: 5, , table: metadata_record.vfr_egr */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_METADATA,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n-\t.execute_info = {\n-\t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 53,\n-\t\t.cond_nums = 0 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_GLB_REGFILE,\n-\t.tbl_operand = BNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_0,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n-\t.result_start_idx = 1101,\n-\t.result_bit_size = 16,\n-\t.result_num_fields = 1\n-\t},\n-\t{ /* class_tid: 5, , table: mod_record.vfr_egr */\n-\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n-\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n-\t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n-\t.direction = TF_DIR_TX,\n-\t.execute_info = {\n-\t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 1,\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 53,\n-\t\t.cond_nums = 0 },\n-\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n-\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n-\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 1102,\n-\t.result_bit_size = 0,\n-\t.result_num_fields = 0,\n-\t.encap_num_fields = 47\n-\t},\n-\t{ /* class_tid: 5, , table: int_full_act_record.vfr_egr */\n+\t{ /* class_tid: 5, , table: int_full_act_record.vf_2_vfr_ing */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_VFR_CFA_ACTION,\n-\t.direction = TF_DIR_TX,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n@@ -2232,15 +2136,16 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n-\t.result_start_idx = 1149,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_AND_SET_VFR_FLAG,\n+\t.result_start_idx = 1115,\n \t.result_bit_size = 128,\n \t.result_num_fields = 17\n \t},\n-\t{ /* class_tid: 5, , table: l2_cntxt_tcam_cache.ing_rd_vfr */\n+\t{ /* class_tid: 5, , table: profile_tcam_cache.vfr_rd */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_L2_CNTXT_TCAM,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_PROFILE_TCAM,\n \t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n@@ -2251,26 +2156,75 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2143,\n-\t.blob_key_bit_size = 11,\n-\t.key_bit_size = 11,\n-\t.key_num_fields = 1,\n+\t.key_start_idx = 2150,\n+\t.blob_key_bit_size = 14,\n+\t.key_bit_size = 14,\n+\t.key_num_fields = 3,\n \t.ident_start_idx = 38,\n \t.ident_nums = 0\n \t},\n-\t{ /* class_tid: 5, , table: control.ing_rd_vfr */\n+\t{ /* class_tid: 5, , table: control.prof_tcam_cache.vfr.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n \t.direction = TF_DIR_TX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n-\t\t.cond_false_goto = 5,\n+\t\t.cond_false_goto = 10,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n \t\t.cond_start_idx = 53,\n \t\t.cond_nums = 1 },\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID\n \t},\n-\t{ /* class_tid: 5, , table: l2_cntxt_tcam.vfr_ing0 */\n+\t{ /* class_tid: 5, , table: int_full_act_record.drop_action */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 54,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_GLB_REGFILE,\n+\t.tbl_operand = BNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 1132,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 17,\n+\t.encap_num_fields = 0\n+\t},\n+\t{ /* class_tid: 5, , table: l2_cntxt_tcam.vf_2_vfr_ing.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 54,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_TCAM_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n+\t.pri_operand = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n+\t.key_start_idx = 2153,\n+\t.blob_key_bit_size = 213,\n+\t.key_bit_size = 213,\n+\t.key_num_fields = 21,\n+\t.result_start_idx = 1149,\n+\t.result_bit_size = 43,\n+\t.result_num_fields = 6,\n+\t.ident_start_idx = 38,\n+\t.ident_nums = 0\n+\t},\n+\t{ /* class_tid: 5, , table: l2_cntxt_tcam.vfr_2_vf_ing.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_HIGH,\n \t.direction = TF_DIR_RX,\n@@ -2288,11 +2242,11 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 2144,\n+\t.key_start_idx = 2174,\n \t.blob_key_bit_size = 213,\n \t.key_bit_size = 213,\n \t.key_num_fields = 21,\n-\t.result_start_idx = 1166,\n+\t.result_start_idx = 1155,\n \t.result_bit_size = 43,\n \t.result_num_fields = 6,\n \t.ident_start_idx = 38,\n@@ -2311,11 +2265,28 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_GLB_REGFILE,\n \t.tbl_operand = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n-\t.result_start_idx = 1172,\n+\t.result_start_idx = 1161,\n+\t.result_bit_size = 106,\n+\t.result_num_fields = 106\n+\t},\n+\t{ /* class_tid: 5, , table: fkb_select.vf_em */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_EM_FKB,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 54,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_GLB_REGFILE,\n+\t.tbl_operand = BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_1,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n+\t.result_start_idx = 1267,\n \t.result_bit_size = 106,\n \t.result_num_fields = 106\n \t},\n-\t{ /* class_tid: 5, , table: profile_tcam.vfr_ing0 */\n+\t{ /* class_tid: 5, , table: profile_tcam.vf_2_vfr.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n \t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.direction = TF_DIR_RX,\n@@ -2333,18 +2304,45 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 2165,\n+\t.key_start_idx = 2195,\n \t.blob_key_bit_size = 94,\n \t.key_bit_size = 94,\n \t.key_num_fields = 43,\n-\t.result_start_idx = 1278,\n+\t.result_start_idx = 1373,\n \t.result_bit_size = 33,\n \t.result_num_fields = 8\n \t},\n-\t{ /* class_tid: 5, , table: l2_cntxt_tcam_cache.ing_wr_vfr */\n+\t{ /* class_tid: 5, , table: profile_tcam.vfr_2_vf.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 54,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_TCAM_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n+\t.pri_operand = 0,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n+\t.key_start_idx = 2238,\n+\t.blob_key_bit_size = 94,\n+\t.key_bit_size = 94,\n+\t.key_num_fields = 43,\n+\t.result_start_idx = 1381,\n+\t.result_bit_size = 33,\n+\t.result_num_fields = 8\n+\t},\n+\t{ /* class_tid: 5, , table: profile_tcam_cache.vfr_wr */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_PROF_TCAM,\n \t.resource_sub_type =\n-\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_L2_CNTXT_TCAM,\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_PROFILE_TCAM,\n \t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n@@ -2355,15 +2353,183 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 2208,\n+\t.key_start_idx = 2281,\n+\t.blob_key_bit_size = 14,\n+\t.key_bit_size = 14,\n+\t.key_num_fields = 3,\n+\t.result_start_idx = 1389,\n+\t.result_bit_size = 138,\n+\t.result_num_fields = 7\n+\t},\n+\t{ /* class_tid: 5, , table: ilt_tbl.vfr_ing */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_IF_TABLE,\n+\t.resource_type = TF_IF_TBL_TYPE_ILT,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 54,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_IF_TBL_OPC_WR_COMP_FIELD,\n+\t.tbl_operand = BNXT_ULP_CF_IDX_VF_FUNC_SVIF,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 1396,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 8\n+\t},\n+\t{ /* class_tid: 5, , table: em.vf_2_vfr.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n+\t.resource_type = TF_MEM_INTERNAL,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 54,\n+\t\t.cond_nums = 0 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n+\t.key_start_idx = 2284,\n+\t.blob_key_bit_size = 0,\n+\t.key_bit_size = 0,\n+\t.key_num_fields = 114,\n+\t.result_start_idx = 1404,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 6\n+\t},\n+\t{ /* class_tid: 5, , table: l2_cntxt_tcam_cache.rd_egr0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_type = TF_TCAM_TBL_TYPE_L2_CTXT_TCAM_LOW,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_L2_CNTXT_TCAM,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 54,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 2398,\n \t.blob_key_bit_size = 11,\n \t.key_bit_size = 11,\n \t.key_num_fields = 1,\n-\t.result_start_idx = 1286,\n+\t.ident_start_idx = 38,\n+\t.ident_nums = 0\n+\t},\n+\t{ /* class_tid: 5, , table: control.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 4,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 54,\n+\t\t.cond_nums = 1 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID\n+\t},\n+\t{ /* class_tid: 5, , table: ilt_tbl.vfr_egr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_IF_TABLE,\n+\t.resource_type = TF_IF_TBL_TYPE_ILT,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 55,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_IF_TBL_OPC_WR_COMP_FIELD,\n+\t.tbl_operand = BNXT_ULP_CF_IDX_DRV_FUNC_SVIF,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_RID_REGFILE,\n+\t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n+\t.result_start_idx = 1410,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 8\n+\t},\n+\t{ /* class_tid: 5, , table: l2_cntxt_tcam_cache.vfr_wr_egr0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_GENERIC_TABLE,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_GENERIC_TABLE_L2_CNTXT_TCAM,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 55,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n+\t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.key_start_idx = 2399,\n+\t.blob_key_bit_size = 11,\n+\t.key_bit_size = 11,\n+\t.key_num_fields = 1,\n+\t.result_start_idx = 1418,\n \t.result_bit_size = 62,\n \t.result_num_fields = 4\n \t},\n-\t{ /* class_tid: 5, , table: int_full_act_record.vfr_ing0 */\n+\t{ /* class_tid: 5, , table: ilt_tbl.vf_egr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_IF_TABLE,\n+\t.resource_type = TF_IF_TBL_TYPE_ILT,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 55,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_IF_TBL_OPC_WR_COMP_FIELD,\n+\t.tbl_operand = BNXT_ULP_CF_IDX_VF_FUNC_SVIF,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 1422,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 8\n+\t},\n+\t{ /* class_tid: 5, , table: mod_record.vfr_2_vf_egr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_MODIFY_64B,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 55,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 1430,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0,\n+\t.encap_num_fields = 47\n+\t},\n+\t{ /* class_tid: 5, , table: int_full_act_record.vfr_egr */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_VFR_CFA_ACTION,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 55,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 1477,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 17\n+\t},\n+\t{ /* class_tid: 5, , table: int_full_act_record.vfr_2_vf.ing0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.resource_sub_type =\n@@ -2373,17 +2539,17 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 54,\n+\t\t.cond_start_idx = 55,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n-\t.result_start_idx = 1290,\n+\t.result_start_idx = 1494,\n \t.result_bit_size = 128,\n \t.result_num_fields = 17\n \t},\n-\t{ /* class_tid: 5, , table: em.vfr.0 */\n+\t{ /* class_tid: 5, , table: em.vfr_2_vf.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_EM_TABLE,\n \t.resource_type = TF_MEM_INTERNAL,\n \t.direction = TF_DIR_RX,\n@@ -2391,15 +2557,15 @@ struct bnxt_ulp_mapper_tbl_info ulp_thor_class_tbl_list[] = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 0,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 54,\n+\t\t.cond_start_idx = 55,\n \t\t.cond_nums = 0 },\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 2209,\n+\t.key_start_idx = 2400,\n \t.blob_key_bit_size = 0,\n \t.key_bit_size = 0,\n \t.key_num_fields = 114,\n-\t.result_start_idx = 1307,\n+\t.result_start_idx = 1511,\n \t.result_bit_size = 0,\n \t.result_num_fields = 6\n \t}\n@@ -2585,7 +2751,7 @@ struct bnxt_ulp_mapper_cond_info ulp_thor_class_cond_list[] = {\n \t/* cond_execute: class_tid: 2, wm.l3_l4.ipv4 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_HDR_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_HDR_BIT_O_IPV4\n+\t.cond_operand = BNXT_ULP_HDR_BIT_I_IPV4\n \t},\n \t/* cond_execute: class_tid: 3, control.ipv6_check */\n \t{\n@@ -2651,17 +2817,22 @@ struct bnxt_ulp_mapper_cond_info ulp_thor_class_cond_list[] = {\n \t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n \t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n \t},\n-\t/* cond_execute: class_tid: 5, control.vf_0 */\n+\t/* cond_execute: class_tid: 5, control.prof_tcam_cache.vfr_glb_act_rec_rd.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n \t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n \t},\n-\t/* cond_execute: class_tid: 5, control.0 */\n+\t/* cond_execute: class_tid: 5, control.vf_2_vfr.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n \t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n \t},\n-\t/* cond_execute: class_tid: 5, control.ing_rd_vfr */\n+\t/* cond_execute: class_tid: 5, control.prof_tcam_cache.vfr.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n+\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t},\n+\t/* cond_execute: class_tid: 5, control.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n \t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n@@ -2798,6 +2969,20 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff}\n \t\t}\n \t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n \t/* class_tid: 1, , table: l2_cntxt_tcam.0 */\n \t{\n \t.field_info_mask = {\n@@ -3198,6 +3383,20 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff}\n \t\t}\n \t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n \t/* class_tid: 1, , table: profile_tcam_cache.ipv6_rd */\n \t{\n \t.field_info_mask = {\n@@ -3472,30 +3671,13 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n \t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n-\t\t.field_opr1 = {\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n-\t\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t\t.field_opr2 = {\n-\t\tULP_THOR_SYM_L2_VTAG_PRESENT_YES},\n-\t\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n-\t\t.field_opr3 = {\n-\t\tULP_THOR_SYM_L2_VTAG_PRESENT_NO}\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n@@ -5809,25 +5991,22 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t.field_info_mask = {\n \t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t\t.field_opr1 = {\n-\t\t\t0xff}\n+\t\t(BNXT_ULP_CF_IDX_O_VLAN_NO_IGNORE >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_O_VLAN_NO_IGNORE & 0xff},\n+\t\t.field_src2 = BNXT_ULP_FIELD_SRC_ZERO,\n+\t\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n \t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t\t.field_opr1 = {\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n+\t\t(BNXT_ULP_CF_IDX_O_HAS_VTAG >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_O_HAS_VTAG & 0xff},\n \t\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n \t\t.field_opr2 = {\n \t\tULP_THOR_SYM_L2_VTAG_PRESENT_YES},\n@@ -6795,30 +6974,13 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\t.description = \"tl2_vtag_present\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n \t\t.description = \"tl2_vtag_present\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n-\t\t.field_opr1 = {\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n-\t\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t\t.field_opr2 = {\n-\t\tULP_THOR_SYM_TL2_VTAG_PRESENT_YES},\n-\t\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n-\t\t.field_opr3 = {\n-\t\tULP_THOR_SYM_TL2_VTAG_PRESENT_NO}\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n@@ -17936,6 +18098,20 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff}\n \t\t}\n \t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n \t/* class_tid: 2, , table: l2_cntxt_tcam.0 */\n \t{\n \t.field_info_mask = {\n@@ -18336,6 +18512,20 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff}\n \t\t}\n \t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n \t/* class_tid: 2, , table: profile_tcam_cache.f2_ipv6_rd */\n \t{\n \t.field_info_mask = {\n@@ -18863,8 +19053,23 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t.field_info_spec = {\n \t\t.description = \"tl3_hdr_type\",\n \t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t\t.field_opr1 = {\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 56) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 48) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 40) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 32) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 24) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 16) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 8) & 0xff,\n+\t\t(uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 & 0xff},\n+\t\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr2 = {\n+\t\tULP_THOR_SYM_TL3_HDR_TYPE_IPV4},\n+\t\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr3 = {\n+\t\tULP_THOR_SYM_TL3_HDR_TYPE_IPV6}\n \t\t}\n \t},\n \t{\n@@ -21143,8 +21348,23 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t.field_info_spec = {\n \t\t.description = \"tl3_hdr_type\",\n \t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t\t.field_opr1 = {\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 56) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 48) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 40) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 32) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 24) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 16) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 8) & 0xff,\n+\t\t(uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 & 0xff},\n+\t\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr2 = {\n+\t\tULP_THOR_SYM_TL3_HDR_TYPE_IPV4},\n+\t\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr3 = {\n+\t\tULP_THOR_SYM_TL3_HDR_TYPE_IPV6}\n \t\t}\n \t},\n \t{\n@@ -21432,9 +21652,23 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t.field_info_spec = {\n \t\t.description = \"wc_profile_id\",\n \t\t.field_bit_size = 8,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n \t\t.field_opr1 = {\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 56) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 48) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 40) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 32) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 24) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 16) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 8) & 0xff,\n+\t\t(uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 & 0xff},\n+\t\t.field_src2 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t\t.field_opr2 = {\n+\t\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5 >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5 & 0xff},\n+\t\t.field_src3 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t\t.field_opr3 = {\n \t\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4 >> 8) & 0xff,\n \t\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4 & 0xff}\n \t\t}\n@@ -23231,30 +23465,13 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n \t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n-\t\t.field_opr1 = {\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n-\t\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t\t.field_opr2 = {\n-\t\tULP_THOR_SYM_L2_VTAG_PRESENT_YES},\n-\t\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n-\t\t.field_opr3 = {\n-\t\tULP_THOR_SYM_L2_VTAG_PRESENT_NO}\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n@@ -25548,30 +25765,13 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n \t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n-\t\t.field_opr1 = {\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n-\t\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t\t.field_opr2 = {\n-\t\tULP_THOR_SYM_L2_VTAG_PRESENT_YES},\n-\t\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n-\t\t.field_opr3 = {\n-\t\tULP_THOR_SYM_L2_VTAG_PRESENT_NO}\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n@@ -26210,30 +26410,13 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n \t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n-\t\t.field_opr1 = {\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n-\t\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n-\t\t.field_opr2 = {\n-\t\tULP_THOR_SYM_L2_VTAG_PRESENT_YES},\n-\t\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n-\t\t.field_opr3 = {\n-\t\tULP_THOR_SYM_L2_VTAG_PRESENT_NO}\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n@@ -31940,25 +32123,108 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff}\n \t\t}\n \t},\n-\t/* class_tid: 5, , table: port_table.egr_wr */\n+\t/* class_tid: 5, , table: profile_tcam_cache.vfr_glb_act_rec_rd */\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"dev.port_id\",\n-\t\t.field_bit_size = 10,\n+\t\t.description = \"recycle_cnt\",\n+\t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n \t\t.field_opr1 = {\n-\t\t\t0xff,\n \t\t\t0xff}\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"dev.port_id\",\n-\t\t.field_bit_size = 10,\n+\t\t.description = \"recycle_cnt\",\n+\t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t\t.field_opr1 = {\n-\t\t(BNXT_ULP_CF_IDX_DEV_PORT_ID >> 8) & 0xff,\n-\t\tBNXT_ULP_CF_IDX_DEV_PORT_ID & 0xff}\n+\t\t1}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"prof_func_id\",\n+\t\t.field_bit_size = 7,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"prof_func_id\",\n+\t\t.field_bit_size = 7,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"hdr_sig_id\",\n+\t\t.field_bit_size = 5,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"hdr_sig_id\",\n+\t\t.field_bit_size = 5,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t/* class_tid: 5, , table: profile_tcam_cache.vfr_glb_act_rec_wr */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"recycle_cnt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"recycle_cnt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t1}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"prof_func_id\",\n+\t\t.field_bit_size = 7,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"prof_func_id\",\n+\t\t.field_bit_size = 7,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"hdr_sig_id\",\n+\t\t.field_bit_size = 5,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"hdr_sig_id\",\n+\t\t.field_bit_size = 5,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t/* class_tid: 5, , table: l2_cntxt_tcam_cache.vf_rd_egr */\n@@ -32308,70 +32574,57 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\tBNXT_ULP_CF_IDX_VF_FUNC_SVIF & 0xff}\n \t\t}\n \t},\n-\t/* class_tid: 5, , table: l2_cntxt_tcam_cache.rd_egr0 */\n+\t/* class_tid: 5, , table: profile_tcam_cache.vfr_rd */\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"svif\",\n-\t\t.field_bit_size = 11,\n+\t\t.description = \"recycle_cnt\",\n+\t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n \t\t.field_opr1 = {\n-\t\t\t0xff,\n \t\t\t0xff}\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"svif\",\n-\t\t.field_bit_size = 11,\n+\t\t.description = \"recycle_cnt\",\n+\t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n-\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n-\t/* class_tid: 5, , table: l2_cntxt_tcam_cache.vfr_wr_egr0 */\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"svif\",\n-\t\t.field_bit_size = 11,\n+\t\t.description = \"prof_func_id\",\n+\t\t.field_bit_size = 7,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n \t\t.field_opr1 = {\n-\t\t\t0xff,\n \t\t\t0xff}\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"svif\",\n-\t\t.field_bit_size = 11,\n+\t\t.description = \"prof_func_id\",\n+\t\t.field_bit_size = 7,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n \t\t.field_opr1 = {\n-\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n-\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff}\n+\t\t(BNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID & 0xff}\n \t\t}\n \t},\n-\t/* class_tid: 5, , table: l2_cntxt_tcam_cache.ing_rd_vfr */\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"svif\",\n-\t\t.field_bit_size = 11,\n+\t\t.description = \"hdr_sig_id\",\n+\t\t.field_bit_size = 5,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"svif\",\n-\t\t.field_bit_size = 11,\n+\t\t.description = \"hdr_sig_id\",\n+\t\t.field_bit_size = 5,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n-\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n-\t/* class_tid: 5, , table: l2_cntxt_tcam.vfr_ing0 */\n+\t/* class_tid: 5, , table: l2_cntxt_tcam.vf_2_vfr_ing.0 */\n \t{\n \t.field_info_mask = {\n \t\t.description = \"etype\",\n@@ -32559,13 +32812,19 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\t.description = \"metadata\",\n \t\t.field_bit_size = 16,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t(ULP_THOR_SYM_VF_2_VFR_META_MASK >> 8) & 0xff,\n+\t\tULP_THOR_SYM_VF_2_VFR_META_MASK & 0xff}\n \t\t},\n \t.field_info_spec = {\n \t\t.description = \"metadata\",\n \t\t.field_bit_size = 16,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t(ULP_THOR_SYM_VF_2_VFR_META_VAL >> 8) & 0xff,\n+\t\tULP_THOR_SYM_VF_2_VFR_META_VAL & 0xff}\n \t\t}\n \t},\n \t{\n@@ -32573,19 +32832,13 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\t.description = \"svif\",\n \t\t.field_bit_size = 11,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n \t\t.description = \"svif\",\n \t\t.field_bit_size = 11,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n-\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n@@ -32680,7 +32933,316 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\t1}\n \t\t}\n \t},\n-\t/* class_tid: 5, , table: profile_tcam.vfr_ing0 */\n+\t/* class_tid: 5, , table: l2_cntxt_tcam.vfr_2_vf_ing.0 */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ivlan_tpid_sel\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ivlan_tpid_sel\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ivlan_vid\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ivlan_vid\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ovlan_tpid_sel\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ovlan_tpid_sel\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ovlan_vid\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ovlan_vid\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"two_vtags\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"two_vtags\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"vtag_present\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"vtag_present\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"mac1_addr\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"mac1_addr\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"mac0_addr\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"mac0_addr\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tunnel_id\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tunnel_id\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tun_hdr_type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tun_hdr_type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"llc\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"llc\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"roce\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"roce\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"metadata\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t(ULP_THOR_SYM_VF_2_VFR_META_MASK >> 8) & 0xff,\n+\t\tULP_THOR_SYM_VF_2_VFR_META_MASK & 0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"metadata\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t(ULP_THOR_SYM_VF_2_VF_META_VAL >> 8) & 0xff,\n+\t\tULP_THOR_SYM_VF_2_VF_META_VAL & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"svif\",\n+\t\t.field_bit_size = 11,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"svif\",\n+\t\t.field_bit_size = 11,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"parif\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"parif\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"spif\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"spif\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"loopback\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"loopback\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t1}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"recycle_cnt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"recycle_cnt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"mpass_cnt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"mpass_cnt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t1}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t1}\n+\t\t}\n+\t},\n+\t/* class_tid: 5, , table: profile_tcam.vf_2_vfr.0 */\n \t{\n \t.field_info_mask = {\n \t\t.description = \"l4_hdr_is_udp_tcp\",\n@@ -33214,8 +33776,8 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n \t\t.field_opr1 = {\n-\t\t(BNXT_ULP_GLB_RF_IDX_GLB_VFR_PROF_FUNC_0 >> 8) & 0xff,\n-\t\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_PROF_FUNC_0 & 0xff}\n+\t\t(BNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID & 0xff}\n \t\t}\n \t},\n \t{\n@@ -33292,1474 +33854,4308 @@ struct bnxt_ulp_mapper_key_info ulp_thor_class_key_info_list[] = {\n \t\t1}\n \t\t}\n \t},\n-\t/* class_tid: 5, , table: l2_cntxt_tcam_cache.ing_wr_vfr */\n+\t/* class_tid: 5, , table: profile_tcam.vfr_2_vf.0 */\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"svif\",\n-\t\t.field_bit_size = 11,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff}\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"svif\",\n-\t\t.field_bit_size = 11,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n-\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff}\n-\t\t}\n-\t},\n-\t/* class_tid: 5, , table: em.vfr.0 */\n-\t{\n-\t.field_info_mask = {\n-\t\t.description = \"em_profile_id\",\n-\t\t.field_bit_size = 8,\n+\t\t.description = \"l4_hdr_is_udp_tcp\",\n+\t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"em_profile_id\",\n-\t\t.field_bit_size = 8,\n+\t\t.description = \"l4_hdr_is_udp_tcp\",\n+\t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0 >> 8) & 0xff,\n-\t\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0 & 0xff}\n-\t\t}\n-\t},\n-\t{\n-\t.field_info_mask = {\n-\t\t.description = \"l2_cntxt_id\",\n-\t\t.field_bit_size = 10,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l2_cntxt_id\",\n-\t\t.field_bit_size = 10,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"parif\",\n+\t\t.description = \"l4_hdr_type\",\n \t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"parif\",\n+\t\t.description = \"l4_hdr_type\",\n \t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"spif\",\n-\t\t.field_bit_size = 2,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l4_hdr_error\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"spif\",\n-\t\t.field_bit_size = 2,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l4_hdr_error\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"svif\",\n-\t\t.field_bit_size = 11,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l4_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"svif\",\n-\t\t.field_bit_size = 11,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l4_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"lcos\",\n-\t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"ieh\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"lcos\",\n-\t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"ieh\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"meta\",\n-\t\t.field_bit_size = 16,\n+\t\t.description = \"l3_ipv6_cmp_dst\",\n+\t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t\t.field_opr1 = {\n-\t\t\t0xff,\n-\t\t\t0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"meta\",\n-\t\t.field_bit_size = 16,\n+\t\t.description = \"l3_ipv6_cmp_dst\",\n+\t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t\t.field_opr1 = {\n-\t\t(BNXT_ULP_CF_IDX_DEV_PORT_ID >> 8) & 0xff,\n-\t\tBNXT_ULP_CF_IDX_DEV_PORT_ID & 0xff}\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"rcyc_cnt\",\n-\t\t.field_bit_size = 2,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l3_ipv6_cmp_src\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"rcyc_cnt\",\n-\t\t.field_bit_size = 2,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l3_ipv6_cmp_src\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"loopback\",\n+\t\t.description = \"l3_hdr_isIP\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"loopback\",\n+\t\t.description = \"l3_hdr_isIP\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_l2type\",\n-\t\t.field_bit_size = 2,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l3_hdr_type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_l2type\",\n-\t\t.field_bit_size = 2,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l3_hdr_type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_dmac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l3_hdr_error\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_dmac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l3_hdr_error\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_smac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l3_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_smac\",\n-\t\t.field_bit_size = 48,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l3_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_dt\",\n-\t\t.field_bit_size = 2,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l2_two_vtags\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_dt\",\n-\t\t.field_bit_size = 2,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l2_two_vtags\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_sa\",\n+\t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_sa\",\n+\t\t.description = \"l2_vtag_present\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_nvt\",\n+\t\t.description = \"l2_uc_mc_bc\",\n \t\t.field_bit_size = 2,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_nvt\",\n+\t\t.description = \"l2_uc_mc_bc\",\n \t\t.field_bit_size = 2,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_ovp\",\n-\t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l2_hdr_type\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_ovp\",\n-\t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l2_hdr_type\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_ovd\",\n+\t\t.description = \"l2_hdr_error\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_ovd\",\n+\t\t.description = \"l2_hdr_error\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_ovv\",\n-\t\t.field_bit_size = 12,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l2_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_ovv\",\n-\t\t.field_bit_size = 12,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"l2_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_ovt\",\n+\t\t.description = \"tun_hdr_flags\",\n \t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_ovt\",\n+\t\t.description = \"tun_hdr_flags\",\n \t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_ivp\",\n-\t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tun_hdr_type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_ivp\",\n-\t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tun_hdr_type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_ivd\",\n+\t\t.description = \"tun_hdr_err\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_ivd\",\n+\t\t.description = \"tun_hdr_err\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_ivv\",\n-\t\t.field_bit_size = 12,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tun_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_ivv\",\n-\t\t.field_bit_size = 12,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tun_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_ivt\",\n-\t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl4_hdr_is_udp_tcp\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_ivt\",\n-\t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl4_hdr_is_udp_tcp\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl2_etype\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl4_hdr_type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl2_etype\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl4_hdr_type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.l3type\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl4_hdr_error\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.l3type\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl4_hdr_error\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.sip.ipv4\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl4_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.sip.ipv4\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl4_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.sip.ipv6\",\n-\t\t.field_bit_size = 128,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_ipv6_cmp_dst\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.sip.ipv6\",\n-\t\t.field_bit_size = 128,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_ipv6_cmp_dst\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.sip_selcmp.ipv6\",\n-\t\t.field_bit_size = 72,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_ipv6_cmp_src\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.sip_selcmp.ipv6\",\n-\t\t.field_bit_size = 72,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_ipv6_cmp_src\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.dip.ipv4\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_hdr_isIP\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.dip.ipv4\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_hdr_isIP\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.dip.ipv6\",\n-\t\t.field_bit_size = 128,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_hdr_type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.dip.ipv6\",\n-\t\t.field_bit_size = 128,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_hdr_type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.dip_selcmp.ipv6\",\n-\t\t.field_bit_size = 72,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_hdr_error\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.dip_selcmp.ipv6\",\n-\t\t.field_bit_size = 72,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_hdr_error\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.ttl\",\n-\t\t.field_bit_size = 8,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.ttl\",\n-\t\t.field_bit_size = 8,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl3_hdr_valid\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.prot\",\n-\t\t.field_bit_size = 8,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl2_two_vtags\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.prot\",\n-\t\t.field_bit_size = 8,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl2_two_vtags\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.fid.ipv4\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl2_vtag_present\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.fid.ipv4\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl2_vtag_present\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.fid.ipv6\",\n-\t\t.field_bit_size = 20,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl2_uc_mc_bc\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.fid.ipv6\",\n-\t\t.field_bit_size = 20,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl2_uc_mc_bc\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.qos\",\n-\t\t.field_bit_size = 8,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl2_hdr_type\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.qos\",\n-\t\t.field_bit_size = 8,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"tl2_hdr_type\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.ieh_nonext\",\n+\t\t.description = \"tl2_hdr_valid\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.ieh_nonext\",\n+\t\t.description = \"tl2_hdr_valid\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.ieh_esp\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"tl3.ieh_esp\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n-\t},\n-\t{\n-\t.field_info_mask = {\n-\t\t.description = \"tl3.ieh_auth\",\n+\t\t.description = \"hrec_next\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.ieh_auth\",\n+\t\t.description = \"hrec_next\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.ieh_dest\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"prof_func_id\",\n+\t\t.field_bit_size = 7,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.ieh_dest\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"prof_func_id\",\n+\t\t.field_bit_size = 7,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID & 0xff}\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.ieh_frag\",\n+\t\t.description = \"agg_error\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.ieh_frag\",\n+\t\t.description = \"agg_error\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.ieh_rthdr\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"metadata\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.ieh_rthdr\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"metadata\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.ieh_hop\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"pkt_type_0\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.ieh_hop\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"pkt_type_0\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.ieh_1frag\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"pkt_type_1\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.ieh_1frag\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"pkt_type_1\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl3.df\",\n+\t\t.description = \"valid\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t1}\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl3.df\",\n+\t\t.description = \"valid\",\n \t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n-\t},\n-\t{\n-\t.field_info_mask = {\n-\t\t.description = \"tl3.l3err\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"tl3.l3err\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n-\t},\n-\t{\n-\t.field_info_mask = {\n-\t\t.description = \"tl4.l4type\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"tl4.l4type\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n-\t},\n-\t{\n-\t.field_info_mask = {\n-\t\t.description = \"tl4.src\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"tl4.src\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n-\t},\n-\t{\n-\t.field_info_mask = {\n-\t\t.description = \"tl4.dst\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"tl4.dst\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n-\t},\n-\t{\n-\t.field_info_mask = {\n-\t\t.description = \"tl4.flags\",\n-\t\t.field_bit_size = 9,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"tl4.flags\",\n-\t\t.field_bit_size = 9,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t1}\n \t\t}\n \t},\n+\t/* class_tid: 5, , table: profile_tcam_cache.vfr_wr */\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl4.seq\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"recycle_cnt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl4.seq\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"recycle_cnt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl4.pa\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"prof_func_id\",\n+\t\t.field_bit_size = 7,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl4.pa\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"prof_func_id\",\n+\t\t.field_bit_size = 7,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID & 0xff}\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl4.opt\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"hdr_sig_id\",\n+\t\t.field_bit_size = 5,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl4.opt\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"hdr_sig_id\",\n+\t\t.field_bit_size = 5,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t\t}\n \t},\n+\t/* class_tid: 5, , table: em.vf_2_vfr.0 */\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl4.tcpts\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"em_profile_id\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl4.tcpts\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"em_profile_id\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0 >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0 & 0xff}\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tl4.err\",\n-\t\t.field_bit_size = 4,\n+\t\t.description = \"l2_cntxt_id\",\n+\t\t.field_bit_size = 10,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tl4.err\",\n-\t\t.field_bit_size = 4,\n+\t\t.description = \"l2_cntxt_id\",\n+\t\t.field_bit_size = 10,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tuntype\",\n+\t\t.description = \"parif\",\n \t\t.field_bit_size = 4,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tuntype\",\n+\t\t.description = \"parif\",\n \t\t.field_bit_size = 4,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tflags\",\n-\t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"tflags\",\n-\t\t.field_bit_size = 3,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n-\t},\n-\t{\n-\t.field_info_mask = {\n-\t\t.description = \"tids\",\n-\t\t.field_bit_size = 24,\n+\t\t.description = \"spif\",\n+\t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tids\",\n-\t\t.field_bit_size = 24,\n+\t\t.description = \"spif\",\n+\t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tid\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"svif\",\n+\t\t.field_bit_size = 11,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff}\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tid\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"svif\",\n+\t\t.field_bit_size = 11,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_CF_IDX_VF_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_VF_FUNC_SVIF & 0xff}\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tctxts\",\n-\t\t.field_bit_size = 24,\n+\t\t.description = \"lcos\",\n+\t\t.field_bit_size = 3,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tctxts\",\n-\t\t.field_bit_size = 24,\n+\t\t.description = \"lcos\",\n+\t\t.field_bit_size = 3,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tctxt\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"meta\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff}\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tctxt\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t.description = \"meta\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t(ULP_THOR_SYM_VF_2_VFR_META_VAL >> 8) & 0xff,\n+\t\tULP_THOR_SYM_VF_2_VFR_META_VAL & 0xff}\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"tqos\",\n-\t\t.field_bit_size = 3,\n+\t\t.description = \"rcyc_cnt\",\n+\t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"tqos\",\n-\t\t.field_bit_size = 3,\n+\t\t.description = \"rcyc_cnt\",\n+\t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"terr\",\n-\t\t.field_bit_size = 4,\n+\t\t.description = \"loopback\",\n+\t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"terr\",\n-\t\t.field_bit_size = 4,\n+\t\t.description = \"loopback\",\n+\t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_l2type\",\n+\t\t.description = \"tl2_l2type\",\n \t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_l2type\",\n+\t\t.description = \"tl2_l2type\",\n \t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_dmac\",\n+\t\t.description = \"tl2_dmac\",\n \t\t.field_bit_size = 48,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_dmac\",\n+\t\t.description = \"tl2_dmac\",\n \t\t.field_bit_size = 48,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_smac\",\n+\t\t.description = \"tl2_smac\",\n \t\t.field_bit_size = 48,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_smac\",\n+\t\t.description = \"tl2_smac\",\n \t\t.field_bit_size = 48,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_dt\",\n+\t\t.description = \"tl2_dt\",\n \t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_dt\",\n+\t\t.description = \"tl2_dt\",\n \t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_sa\",\n+\t\t.description = \"tl2_sa\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_sa\",\n+\t\t.description = \"tl2_sa\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_nvt\",\n+\t\t.description = \"tl2_nvt\",\n \t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_nvt\",\n+\t\t.description = \"tl2_nvt\",\n \t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_ovp\",\n+\t\t.description = \"tl2_ovp\",\n \t\t.field_bit_size = 3,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_ovp\",\n+\t\t.description = \"tl2_ovp\",\n \t\t.field_bit_size = 3,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_ovd\",\n+\t\t.description = \"tl2_ovd\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_ovd\",\n+\t\t.description = \"tl2_ovd\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_ovv\",\n+\t\t.description = \"tl2_ovv\",\n \t\t.field_bit_size = 12,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_ovv\",\n+\t\t.description = \"tl2_ovv\",\n \t\t.field_bit_size = 12,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_ovt\",\n+\t\t.description = \"tl2_ovt\",\n \t\t.field_bit_size = 3,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_ovt\",\n+\t\t.description = \"tl2_ovt\",\n \t\t.field_bit_size = 3,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_ivp\",\n+\t\t.description = \"tl2_ivp\",\n \t\t.field_bit_size = 3,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_ivp\",\n+\t\t.description = \"tl2_ivp\",\n \t\t.field_bit_size = 3,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_ivd\",\n+\t\t.description = \"tl2_ivd\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_ivd\",\n+\t\t.description = \"tl2_ivd\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_ivv\",\n+\t\t.description = \"tl2_ivv\",\n \t\t.field_bit_size = 12,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_ivv\",\n+\t\t.description = \"tl2_ivv\",\n \t\t.field_bit_size = 12,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_ivt\",\n+\t\t.description = \"tl2_ivt\",\n \t\t.field_bit_size = 3,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_ivt\",\n+\t\t.description = \"tl2_ivt\",\n \t\t.field_bit_size = 3,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l2_etype\",\n+\t\t.description = \"tl2_etype\",\n \t\t.field_bit_size = 16,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l2_etype\",\n+\t\t.description = \"tl2_etype\",\n \t\t.field_bit_size = 16,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.l3type\",\n+\t\t.description = \"tl3.l3type\",\n \t\t.field_bit_size = 4,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.l3type\",\n+\t\t.description = \"tl3.l3type\",\n \t\t.field_bit_size = 4,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.sip.ipv4\",\n+\t\t.description = \"tl3.sip.ipv4\",\n \t\t.field_bit_size = 32,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.sip.ipv4\",\n+\t\t.description = \"tl3.sip.ipv4\",\n \t\t.field_bit_size = 32,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.sip.ipv6\",\n+\t\t.description = \"tl3.sip.ipv6\",\n \t\t.field_bit_size = 128,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.sip.ipv6\",\n+\t\t.description = \"tl3.sip.ipv6\",\n \t\t.field_bit_size = 128,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.sip_selcmp.ipv6\",\n+\t\t.description = \"tl3.sip_selcmp.ipv6\",\n \t\t.field_bit_size = 72,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.sip_selcmp.ipv6\",\n+\t\t.description = \"tl3.sip_selcmp.ipv6\",\n \t\t.field_bit_size = 72,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.dip.ipv4\",\n+\t\t.description = \"tl3.dip.ipv4\",\n \t\t.field_bit_size = 32,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.dip.ipv4\",\n+\t\t.description = \"tl3.dip.ipv4\",\n \t\t.field_bit_size = 32,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.dip.ipv6\",\n+\t\t.description = \"tl3.dip.ipv6\",\n \t\t.field_bit_size = 128,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.dip.ipv6\",\n+\t\t.description = \"tl3.dip.ipv6\",\n \t\t.field_bit_size = 128,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.dip_selcmp.ipv6\",\n+\t\t.description = \"tl3.dip_selcmp.ipv6\",\n \t\t.field_bit_size = 72,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.dip_selcmp.ipv6\",\n+\t\t.description = \"tl3.dip_selcmp.ipv6\",\n \t\t.field_bit_size = 72,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.ttl\",\n+\t\t.description = \"tl3.ttl\",\n \t\t.field_bit_size = 8,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.ttl\",\n+\t\t.description = \"tl3.ttl\",\n \t\t.field_bit_size = 8,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.prot\",\n+\t\t.description = \"tl3.prot\",\n \t\t.field_bit_size = 8,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.prot\",\n+\t\t.description = \"tl3.prot\",\n \t\t.field_bit_size = 8,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.fid.ipv4\",\n+\t\t.description = \"tl3.fid.ipv4\",\n \t\t.field_bit_size = 16,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.fid.ipv4\",\n+\t\t.description = \"tl3.fid.ipv4\",\n \t\t.field_bit_size = 16,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.fid.ipv6\",\n+\t\t.description = \"tl3.fid.ipv6\",\n \t\t.field_bit_size = 20,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.fid.ipv6\",\n+\t\t.description = \"tl3.fid.ipv6\",\n \t\t.field_bit_size = 20,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.qos\",\n+\t\t.description = \"tl3.qos\",\n \t\t.field_bit_size = 8,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.qos\",\n+\t\t.description = \"tl3.qos\",\n \t\t.field_bit_size = 8,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.ieh_nonext\",\n+\t\t.description = \"tl3.ieh_nonext\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.ieh_nonext\",\n+\t\t.description = \"tl3.ieh_nonext\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n \t.field_info_mask = {\n-\t\t.description = \"l3.ieh_esp\",\n+\t\t.description = \"tl3.ieh_esp\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t},\n \t.field_info_spec = {\n-\t\t.description = \"l3.ieh_esp\",\n+\t\t.description = \"tl3.ieh_esp\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_auth\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_auth\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_dest\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_dest\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_rthdr\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_rthdr\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_hop\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_hop\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_1frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_1frag\",\n \t\t.field_bit_size = 1,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t\t}\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l3.ieh_auth\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l3.ieh_auth\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.df\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.df\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.l3err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.l3err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.l4type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.l4type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.src\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.src\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.dst\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.dst\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.flags\",\n+\t\t.field_bit_size = 9,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.flags\",\n+\t\t.field_bit_size = 9,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.seq\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.seq\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.pa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.pa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.opt\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.opt\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.tcpts\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.tcpts\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tuntype\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tuntype\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tflags\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tflags\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tids\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tids\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tid\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tid\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tctxts\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tctxts\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tctxt\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tctxt\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tqos\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tqos\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"terr\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"terr\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_l2type\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_l2type\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_dmac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_dmac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_smac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_smac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_dt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_dt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_sa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_sa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_nvt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_nvt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ovp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ovp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ovd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ovd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ovv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ovv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ovt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ovt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ivp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ivp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ivd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ivd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ivv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ivv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ivt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ivt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.l3type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.l3type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.sip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.sip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.sip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.sip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.sip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.sip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.dip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.dip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.dip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.dip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.dip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.dip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ttl\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ttl\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.prot\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.prot\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.fid.ipv4\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.fid.ipv4\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.fid.ipv6\",\n+\t\t.field_bit_size = 20,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.fid.ipv6\",\n+\t\t.field_bit_size = 20,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.qos\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.qos\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_nonext\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_nonext\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_esp\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_esp\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_auth\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_auth\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_dest\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_dest\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_rthdr\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_rthdr\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_hop\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_hop\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_1frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_1frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.df\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.df\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.l3err.ipv4\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.l3err.ipv4\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.l3err.ipv6\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.l3err.ipv6\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.l4type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.l4type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.src\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.src\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.dst\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.dst\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.flags\",\n+\t\t.field_bit_size = 9,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.flags\",\n+\t\t.field_bit_size = 9,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.seq\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.seq\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.ack\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.ack\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.win\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.win\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.pa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.pa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.opt\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.opt\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.tcpts\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.tcpts\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.tsval\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.tsval\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.txecr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.txecr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t/* class_tid: 5, , table: l2_cntxt_tcam_cache.rd_egr0 */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"svif\",\n+\t\t.field_bit_size = 11,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"svif\",\n+\t\t.field_bit_size = 11,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff}\n+\t\t}\n+\t},\n+\t/* class_tid: 5, , table: l2_cntxt_tcam_cache.vfr_wr_egr0 */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"svif\",\n+\t\t.field_bit_size = 11,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"svif\",\n+\t\t.field_bit_size = 11,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_CF_IDX_DRV_FUNC_SVIF >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DRV_FUNC_SVIF & 0xff}\n+\t\t}\n+\t},\n+\t/* class_tid: 5, , table: em.vfr_2_vf.0 */\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"em_profile_id\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"em_profile_id\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_1 >> 8) & 0xff,\n+\t\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_1 & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_cntxt_id\",\n+\t\t.field_bit_size = 10,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_cntxt_id\",\n+\t\t.field_bit_size = 10,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"parif\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"parif\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"spif\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"spif\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"svif\",\n+\t\t.field_bit_size = 11,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"svif\",\n+\t\t.field_bit_size = 11,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"lcos\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"lcos\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"meta\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n+\t\t.field_opr1 = {\n+\t\t\t0xff,\n+\t\t\t0xff}\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"meta\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t\t.field_opr1 = {\n+\t\t(BNXT_ULP_CF_IDX_VF_META_FID >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_VF_META_FID & 0xff}\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"rcyc_cnt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"rcyc_cnt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"loopback\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"loopback\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_l2type\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_l2type\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_dmac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_dmac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_smac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_smac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_dt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_dt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_sa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_sa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_nvt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_nvt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_ovp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_ovp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_ovd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_ovd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_ovv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_ovv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_ovt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_ovt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_ivp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_ivp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_ivd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_ivd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_ivv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_ivv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_ivt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_ivt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl2_etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl2_etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.l3type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.l3type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.sip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.sip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.sip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.sip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.sip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.sip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.dip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.dip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.dip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.dip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.dip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.dip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ttl\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ttl\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.prot\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.prot\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.fid.ipv4\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.fid.ipv4\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.fid.ipv6\",\n+\t\t.field_bit_size = 20,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.fid.ipv6\",\n+\t\t.field_bit_size = 20,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.qos\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.qos\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_nonext\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_nonext\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_esp\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_esp\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_auth\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_auth\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_dest\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_dest\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_rthdr\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_rthdr\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_hop\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_hop\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.ieh_1frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.ieh_1frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.df\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.df\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl3.l3err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl3.l3err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.l4type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.l4type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.src\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.src\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.dst\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.dst\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.flags\",\n+\t\t.field_bit_size = 9,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.flags\",\n+\t\t.field_bit_size = 9,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.seq\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.seq\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.pa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.pa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.opt\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.opt\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.tcpts\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.tcpts\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tl4.err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tl4.err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tuntype\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tuntype\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tflags\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tflags\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tids\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tids\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tid\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tid\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tctxts\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tctxts\",\n+\t\t.field_bit_size = 24,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tctxt\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tctxt\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"tqos\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"tqos\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"terr\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"terr\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_l2type\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_l2type\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_dmac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_dmac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_smac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_smac\",\n+\t\t.field_bit_size = 48,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_dt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_dt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_sa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_sa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_nvt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_nvt\",\n+\t\t.field_bit_size = 2,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ovp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ovp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ovd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ovd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ovv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ovv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ovt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ovt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ivp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ivp\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ivd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ivd\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ivv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ivv\",\n+\t\t.field_bit_size = 12,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_ivt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_ivt\",\n+\t\t.field_bit_size = 3,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l2_etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l2_etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.l3type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.l3type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.sip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.sip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.sip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.sip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.sip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.sip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.dip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.dip.ipv4\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.dip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.dip.ipv6\",\n+\t\t.field_bit_size = 128,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.dip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.dip_selcmp.ipv6\",\n+\t\t.field_bit_size = 72,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ttl\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ttl\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.prot\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.prot\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.fid.ipv4\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.fid.ipv4\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.fid.ipv6\",\n+\t\t.field_bit_size = 20,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.fid.ipv6\",\n+\t\t.field_bit_size = 20,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.qos\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.qos\",\n+\t\t.field_bit_size = 8,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_nonext\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_nonext\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_esp\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_esp\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_auth\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_auth\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_dest\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_dest\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_rthdr\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_rthdr\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_hop\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_hop\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.ieh_1frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.ieh_1frag\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.df\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.df\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.l3err.ipv4\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.l3err.ipv4\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l3.l3err.ipv6\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l3.l3err.ipv6\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.l4type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.l4type\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.src\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.src\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.dst\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.dst\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.flags\",\n+\t\t.field_bit_size = 9,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.flags\",\n+\t\t.field_bit_size = 9,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.seq\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.seq\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.ack\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.ack\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.win\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.win\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.pa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.pa\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.opt\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.opt\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.tcpts\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.tcpts\",\n+\t\t.field_bit_size = 1,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.tsval\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.tsval\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.txecr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.txecr\",\n+\t\t.field_bit_size = 32,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"l4.err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"l4.err\",\n+\t\t.field_bit_size = 4,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t\t}\n+\t}\n+};\n+\n+struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n+\t/* class_tid: 1, , table: l2_cntxt_tcam.0 */\n+\t{\n+\t.description = \"prof_func_id\",\n+\t.field_bit_size = 7,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_HF_ID_O_ETH_DMAC >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr3 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID & 0xff}\n+\t},\n+\t{\n+\t.description = \"ctxt_meta_prof\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"def_ctxt_data\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n+\t},\n+\t{\n+\t.description = \"ctxt_opcode\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_CTXT_OPCODE_NORMAL_FLOW}\n+\t},\n+\t{\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"parif\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_PHY_PORT_PARIF >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_PHY_PORT_PARIF & 0xff}\n+\t},\n+\t/* class_tid: 1, , table: mac_addr_cache.wr */\n+\t{\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t},\n+\t{\n+\t.description = \"l2_cntxt_tcam_index\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"src_property_ptr\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* class_tid: 1, , table: fkb_select.l2_l3_l4_v6_em */\n+\t{\n+\t.description = \"l2_cntxt_id.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"parif.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"spif.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"svif.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"lcos.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meta.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rcyc_cnt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"loopback.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_l2type.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_dmac.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_smac.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_dt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_sa.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_nvt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ovp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ovd.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ovv.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ovt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ivp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ivd.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ivv.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ivt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_etype.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_l3type.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_sip.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_sip_selcmp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_dip.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_dip_selcmp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ttl.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_prot.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_fid.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_qos.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ieh_nonext.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ieh_esp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ieh_auth.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ieh_dest.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ieh_frag.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ieh_rthdr.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ieh_hop.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ieh_1frag.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_df.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_l3err.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl4_l4type.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl4_src.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl4_dst.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl4_flags.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl4_seq.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl4_pa.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl4_opt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl4_tcpts.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl4_err.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tuntype.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tflags.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tids.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tid.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tctxts.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tctxt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tqos.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"terr.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_l2type.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_dmac.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_smac.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_HF_ID_O_ETH_SMAC >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_O_ETH_SMAC & 0xff}\n+\t},\n+\t{\n+\t.description = \"l2_dt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_sa.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_nvt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_ovp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_ovd.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_ovv.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_ovt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_ivp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_ivd.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_ivv.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_GLB_HF_ID_OO_VLAN_VID >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_OO_VLAN_VID & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_ivt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l2_etype.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_l3type.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_sip.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_HF_ID_O_IPV6_SRC_ADDR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_O_IPV6_SRC_ADDR & 0xff}\n+\t},\n+\t{\n+\t.description = \"l3_sip_selcmp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_dip.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_HF_ID_O_IPV6_DST_ADDR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_O_IPV6_DST_ADDR & 0xff}\n+\t},\n+\t{\n+\t.description = \"l3_dip_selcmp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_ttl.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_prot.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_O_L3_FB_PROTO_ID >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_O_L3_FB_PROTO_ID & 0xff}\n+\t},\n+\t{\n+\t.description = \"l3_fid.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_qos.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_ieh_nonext.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_ieh_esp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_ieh_auth.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_ieh_dest.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_ieh_frag.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l3.ieh_dest\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l3.ieh_dest\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l3_ieh_rthdr.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l3.ieh_frag\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l3.ieh_frag\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l3_ieh_hop.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l3.ieh_rthdr\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l3.ieh_rthdr\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l3_ieh_1frag.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l3.ieh_hop\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l3.ieh_hop\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l3_df.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l3.ieh_1frag\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l3.ieh_1frag\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l3_l3err.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l3.df\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l3.df\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_l4type.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l3.l3err.ipv4\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l3.l3err.ipv4\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_src.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_O_L4_FB_SRC_PORT >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_O_L4_FB_SRC_PORT & 0xff}\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l3.l3err.ipv6\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l3.l3err.ipv6\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_dst.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_O_L4_FB_DST_PORT >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_O_L4_FB_DST_PORT & 0xff}\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.l4type\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.l4type\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_flags.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.src\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.src\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_seq.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.dst\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.dst\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_ack.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.flags\",\n-\t\t.field_bit_size = 9,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.flags\",\n-\t\t.field_bit_size = 9,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_win.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.seq\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.seq\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_pa.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.ack\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.ack\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_opt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.win\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.win\",\n-\t\t.field_bit_size = 16,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_tcpts.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.pa\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.pa\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_tsval.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.opt\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.opt\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_txecr.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.tcpts\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.tcpts\",\n-\t\t.field_bit_size = 1,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"l4_err.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 1, , table: profile_tcam.l2_l3_l4_v6_em */\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.tsval\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.tsval\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"wc_key_id\",\n+\t.field_bit_size = 6,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.txecr\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.txecr\",\n-\t\t.field_bit_size = 32,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.field_info_mask = {\n-\t\t.description = \"l4.err\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t},\n-\t.field_info_spec = {\n-\t\t.description = \"l4.err\",\n-\t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t\t}\n-\t}\n-};\n-\n-struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n-\t/* class_tid: 1, , table: l2_cntxt_tcam.0 */\n-\t{\n-\t.description = \"prof_func_id\",\n-\t.field_bit_size = 7,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_O_ETH_DMAC >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_L2_PROF_FUNC_ID & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr3 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID & 0xff}\n+\t.description = \"wc_search_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ctxt_meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"em_key_type\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"def_ctxt_data\",\n-\t.field_bit_size = 16,\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n+\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"ctxt_opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"em_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\tULP_THOR_SYM_CTXT_OPCODE_NORMAL_FLOW}\n+\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"em_search_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t1}\n \t},\n \t{\n-\t.description = \"parif\",\n-\t.field_bit_size = 4,\n+\t.description = \"pl_byp_lkup_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_PHY_PORT_PARIF >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_PHY_PORT_PARIF & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 1, , table: mac_addr_cache.wr */\n+\t/* class_tid: 1, , table: profile_tcam_cache.l2_l3_l4_v6_wr */\n \t{\n \t.description = \"rid\",\n \t.field_bit_size = 32,\n@@ -34770,27 +38166,98 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \tBNXT_ULP_RF_IDX_RID & 0xff}\n \t},\n \t{\n-\t.description = \"l2_cntxt_tcam_index\",\n+\t.description = \"profile_tcam_index\",\n \t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"em_profile_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"wc_key_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"flow_sig_id\",\n+\t.field_bit_size = 64,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_FLOW_SIG_ID >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_FLOW_SIG_ID & 0xff}\n+\t},\n+\t/* class_tid: 1, , table: em.l2_l3_l4_v6.0 */\n+\t{\n+\t.description = \"valid\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t3}\n+\t},\n+\t{\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"src_property_ptr\",\n-\t.field_bit_size = 10,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 1, , table: fkb_select.l2_l3_l4_v6_em */\n+\t{\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* class_tid: 1, , table: fkb_select.l3_l4_wm */\n \t{\n \t.description = \"l2_cntxt_id.en\",\n \t.field_bit_size = 1,\n@@ -35163,10 +38630,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l2_smac.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_O_ETH_SMAC >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_O_ETH_SMAC & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l2_dt.en\",\n@@ -35225,22 +38691,10 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t{\n \t.description = \"l2_ivv.en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_GLB_HF_ID_OO_VLAN_VID >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_OO_VLAN_VID & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t1}\n \t},\n \t{\n \t.description = \"l2_ivt.en\",\n@@ -35264,10 +38718,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_sip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_O_IPV6_SRC_ADDR >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_O_IPV6_SRC_ADDR & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l3_sip_selcmp.en\",\n@@ -35279,10 +38732,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_dip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_O_IPV6_DST_ADDR >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_O_IPV6_DST_ADDR & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l3_dip_selcmp.en\",\n@@ -35300,10 +38752,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_prot.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_O_L3_FB_PROTO_ID >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_O_L3_FB_PROTO_ID & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l3_fid.en\",\n@@ -35387,19 +38838,17 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l4_src.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_O_L4_FB_SRC_PORT >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_O_L4_FB_SRC_PORT & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l4_dst.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_O_L4_FB_DST_PORT >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_O_L4_FB_DST_PORT & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l4_flags.en\",\n@@ -35461,166 +38910,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 1, , table: profile_tcam.l2_l3_l4_v6_em */\n-\t{\n-\t.description = \"wc_key_id\",\n-\t.field_bit_size = 6,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"wc_profile_id\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"wc_search_en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"em_key_type\",\n-\t.field_bit_size = 2,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"em_key_id\",\n-\t.field_bit_size = 6,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n-\t},\n-\t{\n-\t.description = \"em_profile_id\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n-\t},\n-\t{\n-\t.description = \"em_search_en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n-\t},\n-\t{\n-\t.description = \"pl_byp_lkup_en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t/* class_tid: 1, , table: profile_tcam_cache.l2_l3_l4_v6_wr */\n-\t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n-\t},\n-\t{\n-\t.description = \"profile_tcam_index\",\n-\t.field_bit_size = 10,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 & 0xff}\n-\t},\n-\t{\n-\t.description = \"em_profile_id\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n-\t},\n-\t{\n-\t.description = \"em_key_id\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n-\t},\n-\t{\n-\t.description = \"wc_profile_id\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"wc_key_id\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"flow_sig_id\",\n-\t.field_bit_size = 64,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_FLOW_SIG_ID >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_FLOW_SIG_ID & 0xff}\n-\t},\n-\t/* class_tid: 1, , table: em.l2_l3_l4_v6.0 */\n-\t{\n-\t.description = \"valid\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n-\t},\n-\t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t3}\n-\t},\n-\t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n-\t},\n-\t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n-\t/* class_tid: 1, , table: fkb_select.l3_l4_wm */\n+\t/* class_tid: 1, , table: fkb_select.l3_l4_wm_vxlan */\n \t{\n \t.description = \"l2_cntxt_id.en\",\n \t.field_bit_size = 1,\n@@ -35747,7 +39037,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"tl2_ivv.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n \t.description = \"tl2_ivt.en\",\n@@ -35771,7 +39063,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"tl3_sip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n \t.description = \"tl3_sip_selcmp.en\",\n@@ -35783,7 +39077,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"tl3_dip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n \t.description = \"tl3_dip_selcmp.en\",\n@@ -35801,7 +39097,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"tl3_prot.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n \t.description = \"tl3_fid.en\",\n@@ -35885,13 +39183,17 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"tl4_src.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n \t.description = \"tl4_dst.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n \t.description = \"tl4_flags.en\",\n@@ -36055,9 +39357,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l2_ivv.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l2_ivt.en\",\n@@ -36081,9 +39381,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_sip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l3_sip_selcmp.en\",\n@@ -36095,9 +39393,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_dip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l3_dip_selcmp.en\",\n@@ -36115,9 +39411,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_prot.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l3_fid.en\",\n@@ -36201,17 +39495,13 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l4_src.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l4_dst.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l4_flags.en\",\n@@ -36256,1160 +39546,1334 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_tsval.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l4_tsval.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l4_txecr.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l4_err.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* class_tid: 1, , table: profile_tcam.l3_l4.ip */\n+\t{\n+\t.description = \"wc_key_id\",\n+\t.field_bit_size = 6,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr3 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"wc_search_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"em_key_type\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 6,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"em_profile_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"em_search_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"pl_byp_lkup_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* class_tid: 1, , table: profile_tcam.l3_l4.vxlan */\n+\t{\n+\t.description = \"wc_key_id\",\n+\t.field_bit_size = 6,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2 & 0xff}\n+\t},\n+\t{\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3 & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr3 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2 & 0xff}\n+\t},\n+\t{\n+\t.description = \"wc_search_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"em_key_type\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 6,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"em_profile_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"em_search_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"pl_byp_lkup_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* class_tid: 1, , table: profile_tcam_cache.wr */\n+\t{\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t},\n+\t{\n+\t.description = \"profile_tcam_index\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"em_profile_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_txecr.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_err.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"wc_key_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 1, , table: fkb_select.l3_l4_wm_vxlan */\n \t{\n-\t.description = \"l2_cntxt_id.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"flow_sig_id\",\n+\t.field_bit_size = 64,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_CF_IDX_FLOW_SIG_ID >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_FLOW_SIG_ID & 0xff}\n \t},\n+\t/* class_tid: 1, , table: wm.l3_l4.ipv4 */\n \t{\n-\t.description = \"parif.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"spif.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"svif.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"lcos.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"meta.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n+\t/* class_tid: 1, , table: wm.l3_l4.ipv6 */\n \t{\n-\t.description = \"rcyc_cnt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"loopback.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_l2type.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_dmac.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"tl2_smac.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n+\t/* class_tid: 1, , table: wm.l3.ipv4 */\n \t{\n-\t.description = \"tl2_dt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_sa.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_nvt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ovp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"tl2_ovd.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n+\t/* class_tid: 1, , table: wm.l3.ipv6 */\n \t{\n-\t.description = \"tl2_ovv.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ovt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ivp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ivd.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"tl2_ivv.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n \t1}\n \t},\n+\t/* class_tid: 1, , table: wm.l2 */\n \t{\n-\t.description = \"tl2_ivt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_etype.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_l3type.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_sip.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t},\n+\t{\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n \t1}\n \t},\n+\t/* class_tid: 1, , table: wm.l3_l4.vxlan.ipv4 */\n \t{\n-\t.description = \"tl3_sip_selcmp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_dip.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_dip_selcmp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ttl.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"tl3_prot.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n \t1}\n \t},\n+\t/* class_tid: 1, , table: wm.l3_l4.vxlan.ipv6 */\n \t{\n-\t.description = \"tl3_fid.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_qos.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_nonext.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_esp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"tl3_ieh_auth.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n+\t/* class_tid: 2, , table: l2_cntxt_tcam.1 */\n \t{\n-\t.description = \"tl3_ieh_dest.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"prof_func_id\",\n+\t.field_bit_size = 7,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_frag.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_rthdr.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"def_ctxt_data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_hop.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_1frag.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_df.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"parif\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 2, , table: tunnel_cache.wr */\n \t{\n-\t.description = \"tl3_l3err.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n \t},\n \t{\n-\t.description = \"tl4_l4type.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_tcam_index\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl4_src.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n \t},\n+\t/* class_tid: 2, , table: l2_cntxt_tcam.0 */\n \t{\n-\t.description = \"tl4_dst.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"prof_func_id\",\n+\t.field_bit_size = 7,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID & 0xff}\n \t},\n \t{\n-\t.description = \"tl4_flags.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl4_seq.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"def_ctxt_data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"tl4_pa.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_CTXT_OPCODE_NORMAL_FLOW}\n \t},\n \t{\n-\t.description = \"tl4_opt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"tl4_tcpts.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"parif\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_PHY_PORT_PARIF >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_PHY_PORT_PARIF & 0xff}\n \t},\n+\t/* class_tid: 2, , table: mac_addr_cache.wr */\n \t{\n-\t.description = \"tl4_err.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n \t},\n \t{\n-\t.description = \"tuntype.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_tcam_index\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tflags.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"tids.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"src_property_ptr\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 2, , table: fkb_select.f2_l2_l3_l4_v6_em */\n \t{\n-\t.description = \"tid.en\",\n+\t.description = \"l2_cntxt_id.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n-\t.description = \"tctxts.en\",\n+\t.description = \"parif.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tctxt.en\",\n+\t.description = \"spif.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tqos.en\",\n+\t.description = \"svif.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"terr.en\",\n+\t.description = \"lcos.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_l2type.en\",\n+\t.description = \"meta.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_dmac.en\",\n+\t.description = \"rcyc_cnt.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_smac.en\",\n+\t.description = \"loopback.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_dt.en\",\n+\t.description = \"tl2_l2type.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_sa.en\",\n+\t.description = \"tl2_dmac.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_nvt.en\",\n+\t.description = \"tl2_smac.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovp.en\",\n+\t.description = \"tl2_dt.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovd.en\",\n+\t.description = \"tl2_sa.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovv.en\",\n+\t.description = \"tl2_nvt.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovt.en\",\n+\t.description = \"tl2_ovp.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivp.en\",\n+\t.description = \"tl2_ovd.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivd.en\",\n+\t.description = \"tl2_ovv.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivv.en\",\n+\t.description = \"tl2_ovt.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivt.en\",\n+\t.description = \"tl2_ivp.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_etype.en\",\n+\t.description = \"tl2_ivd.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_l3type.en\",\n+\t.description = \"tl2_ivv.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_sip.en\",\n+\t.description = \"tl2_ivt.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_sip_selcmp.en\",\n+\t.description = \"tl2_etype.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_dip.en\",\n+\t.description = \"tl3_l3type.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_dip_selcmp.en\",\n+\t.description = \"tl3_sip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_ttl.en\",\n+\t.description = \"tl3_sip_selcmp.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_prot.en\",\n+\t.description = \"tl3_dip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_fid.en\",\n+\t.description = \"tl3_dip_selcmp.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_qos.en\",\n+\t.description = \"tl3_ttl.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_ieh_nonext.en\",\n+\t.description = \"tl3_prot.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_ieh_esp.en\",\n+\t.description = \"tl3_fid.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_ieh_auth.en\",\n+\t.description = \"tl3_qos.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_ieh_dest.en\",\n+\t.description = \"tl3_ieh_nonext.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_ieh_frag.en\",\n+\t.description = \"tl3_ieh_esp.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_ieh_rthdr.en\",\n+\t.description = \"tl3_ieh_auth.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_ieh_hop.en\",\n+\t.description = \"tl3_ieh_dest.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_ieh_1frag.en\",\n+\t.description = \"tl3_ieh_frag.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_df.en\",\n+\t.description = \"tl3_ieh_rthdr.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_l3err.en\",\n+\t.description = \"tl3_ieh_hop.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_l4type.en\",\n+\t.description = \"tl3_ieh_1frag.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_src.en\",\n+\t.description = \"tl3_df.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_dst.en\",\n+\t.description = \"tl3_l3err.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_flags.en\",\n+\t.description = \"tl4_l4type.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_seq.en\",\n+\t.description = \"tl4_src.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_ack.en\",\n+\t.description = \"tl4_dst.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_win.en\",\n+\t.description = \"tl4_flags.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_pa.en\",\n+\t.description = \"tl4_seq.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_opt.en\",\n+\t.description = \"tl4_pa.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_tcpts.en\",\n+\t.description = \"tl4_opt.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_tsval.en\",\n+\t.description = \"tl4_tcpts.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_txecr.en\",\n+\t.description = \"tl4_err.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_err.en\",\n+\t.description = \"tuntype.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 1, , table: profile_tcam.l3_l4.ip */\n \t{\n-\t.description = \"wc_key_id\",\n-\t.field_bit_size = 6,\n+\t.description = \"tflags.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_0 & 0xff}\n-\t},\n-\t{\n-\t.description = \"wc_profile_id\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr3 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"wc_search_en\",\n+\t.description = \"tids.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_HF_ID_T_VXLAN_VNI >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_T_VXLAN_VNI & 0xff}\n \t},\n \t{\n-\t.description = \"em_key_type\",\n-\t.field_bit_size = 2,\n+\t.description = \"tid.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_key_id\",\n-\t.field_bit_size = 6,\n+\t.description = \"tctxts.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_profile_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"tctxt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_search_en\",\n+\t.description = \"tqos.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"pl_byp_lkup_en\",\n+\t.description = \"terr.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 1, , table: profile_tcam.l3_l4.vxlan */\n \t{\n-\t.description = \"wc_key_id\",\n-\t.field_bit_size = 6,\n+\t.description = \"l2_l2type.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_2 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"wc_profile_id\",\n-\t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t.description = \"l2_dmac.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_3 & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr3 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_2 & 0xff}\n+\t(BNXT_ULP_GLB_HF_ID_I_ETH_DMAC >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_I_ETH_DMAC & 0xff}\n \t},\n \t{\n-\t.description = \"wc_search_en\",\n+\t.description = \"l2_smac.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_HF_ID_I_ETH_SMAC >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_I_ETH_SMAC & 0xff}\n \t},\n \t{\n-\t.description = \"em_key_type\",\n-\t.field_bit_size = 2,\n+\t.description = \"l2_dt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_key_id\",\n-\t.field_bit_size = 6,\n+\t.description = \"l2_sa.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_profile_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"l2_nvt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_search_en\",\n+\t.description = \"l2_ovp.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"pl_byp_lkup_en\",\n+\t.description = \"l2_ovd.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 1, , table: profile_tcam_cache.wr */\n-\t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n-\t},\n-\t{\n-\t.description = \"profile_tcam_index\",\n-\t.field_bit_size = 10,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 & 0xff}\n-\t},\n \t{\n-\t.description = \"em_profile_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"l2_ovv.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_key_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"l2_ovt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"wc_profile_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"l2_ivp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"wc_key_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"l2_ivd.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"flow_sig_id\",\n-\t.field_bit_size = 64,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_FLOW_SIG_ID >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_FLOW_SIG_ID & 0xff}\n-\t},\n-\t/* class_tid: 1, , table: wm.l3_l4.ipv4 */\n-\t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"l2_ivv.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"l2_ivt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"l2_etype.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_l3type.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"l3_sip.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_HF_ID_I_IPV6_SRC_ADDR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_I_IPV6_SRC_ADDR & 0xff}\n \t},\n-\t/* class_tid: 1, , table: wm.l3_l4.ipv6 */\n \t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"l3_sip_selcmp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"l3_dip.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_HF_ID_I_IPV6_DST_ADDR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_I_IPV6_DST_ADDR & 0xff}\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"l3_dip_selcmp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_ttl.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"l3_prot.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_CF_IDX_I_L3_FB_PROTO_ID >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_I_L3_FB_PROTO_ID & 0xff}\n \t},\n-\t/* class_tid: 1, , table: wm.l3.ipv4 */\n \t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"l3_fid.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"l3_qos.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"l3_ieh_nonext.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_ieh_esp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"l3_ieh_auth.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 1, , table: wm.l3.ipv6 */\n \t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"l3_ieh_dest.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"l3_ieh_frag.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"l3_ieh_rthdr.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_ieh_hop.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"l3_ieh_1frag.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 1, , table: wm.l2 */\n \t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"l3_df.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"l3_l3err.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"l4_l4type.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n+\t.description = \"l4_src.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t(BNXT_ULP_CF_IDX_I_L4_FB_SRC_PORT >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_I_L4_FB_SRC_PORT & 0xff}\n \t},\n \t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"l4_dst.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_CF_IDX_I_L4_FB_DST_PORT >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_I_L4_FB_DST_PORT & 0xff}\n \t},\n-\t/* class_tid: 1, , table: wm.l3_l4.vxlan.ipv4 */\n \t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"l4_flags.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"l4_seq.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"l4_ack.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n+\t.description = \"l4_win.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"l4_pa.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 1, , table: wm.l3_l4.vxlan.ipv6 */\n \t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"l4_opt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"l4_tcpts.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"l4_tsval.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n+\t.description = \"l4_txecr.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"l4_err.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 2, , table: l2_cntxt_tcam.1 */\n+\t/* class_tid: 2, , table: profile_tcam.f2_l2_l3_l4_v6_em */\n \t{\n-\t.description = \"prof_func_id\",\n-\t.field_bit_size = 7,\n+\t.description = \"wc_key_id\",\n+\t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ctxt_meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"def_ctxt_data\",\n-\t.field_bit_size = 16,\n+\t.description = \"wc_search_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ctxt_opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"em_key_type\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"parif\",\n-\t.field_bit_size = 4,\n+\t.description = \"em_profile_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"em_search_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"pl_byp_lkup_en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 2, , table: tunnel_cache.wr */\n+\t/* class_tid: 2, , table: profile_tcam_cache.f2_l2_l3_l4_v6_wr */\n \t{\n \t.description = \"rid\",\n \t.field_bit_size = 32,\n@@ -37420,103 +40884,98 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \tBNXT_ULP_RF_IDX_RID & 0xff}\n \t},\n \t{\n-\t.description = \"l2_cntxt_tcam_index\",\n+\t.description = \"profile_tcam_index\",\n \t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 & 0xff}\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"em_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n \t},\n-\t/* class_tid: 2, , table: l2_cntxt_tcam.0 */\n \t{\n-\t.description = \"prof_func_id\",\n-\t.field_bit_size = 7,\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_VXLAN_PROF_FUNC_ID & 0xff}\n+\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"ctxt_meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"def_ctxt_data\",\n-\t.field_bit_size = 16,\n+\t.description = \"wc_key_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ctxt_opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"flow_sig_id\",\n+\t.field_bit_size = 64,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t.field_opr1 = {\n-\tULP_THOR_SYM_CTXT_OPCODE_NORMAL_FLOW}\n+\t(BNXT_ULP_CF_IDX_FLOW_SIG_ID >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_FLOW_SIG_ID & 0xff}\n \t},\n+\t/* class_tid: 2, , table: em.f2_l2_l3_l4_v6.0 */\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"valid\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t1}\n \t},\n \t{\n-\t.description = \"parif\",\n-\t.field_bit_size = 4,\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_PHY_PORT_PARIF >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_PHY_PORT_PARIF & 0xff}\n+\t3}\n \t},\n-\t/* class_tid: 2, , table: mac_addr_cache.wr */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"l2_cntxt_tcam_index\",\n-\t.field_bit_size = 10,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"src_property_ptr\",\n-\t.field_bit_size = 10,\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 2, , table: fkb_select.f2_l2_l3_l4_v6_em */\n+\t/* class_tid: 2, , table: fkb_select.f2_wm */\n \t{\n \t.description = \"l2_cntxt_id.en\",\n \t.field_bit_size = 1,\n@@ -37841,10 +41300,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"tids.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_T_VXLAN_VNI >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_T_VXLAN_VNI & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"tid.en\",\n@@ -37886,19 +41344,17 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l2_dmac.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_I_ETH_DMAC >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_I_ETH_DMAC & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l2_smac.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_I_ETH_SMAC >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_I_ETH_SMAC & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l2_dt.en\",\n@@ -37982,10 +41438,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_sip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_I_IPV6_SRC_ADDR >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_I_IPV6_SRC_ADDR & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l3_sip_selcmp.en\",\n@@ -37997,10 +41452,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_dip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_I_IPV6_DST_ADDR >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_I_IPV6_DST_ADDR & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l3_dip_selcmp.en\",\n@@ -38018,10 +41472,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_prot.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_I_L3_FB_PROTO_ID >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_I_L3_FB_PROTO_ID & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l3_fid.en\",\n@@ -38105,19 +41558,17 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l4_src.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_I_L4_FB_SRC_PORT >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_I_L4_FB_SRC_PORT & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l4_dst.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_I_L4_FB_DST_PORT >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_I_L4_FB_DST_PORT & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l4_flags.en\",\n@@ -38179,24 +41630,46 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 2, , table: profile_tcam.f2_l2_l3_l4_v6_em */\n+\t/* class_tid: 2, , table: profile_tcam.f2 */\n \t{\n \t.description = \"wc_key_id\",\n \t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4 & 0xff}\n \t},\n \t{\n \t.description = \"wc_profile_id\",\n \t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5 & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr3 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4 & 0xff}\n \t},\n \t{\n \t.description = \"wc_search_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n \t.description = \"em_key_type\",\n@@ -38208,27 +41681,19 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"em_key_id\",\n \t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"em_profile_id\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"em_search_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"pl_byp_lkup_en\",\n@@ -38236,7 +41701,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 2, , table: profile_tcam_cache.f2_l2_l3_l4_v6_wr */\n+\t/* class_tid: 2, , table: profile_tcam_cache.f2_wr */\n \t{\n \t.description = \"rid\",\n \t.field_bit_size = 32,\n@@ -38259,19 +41724,13 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"em_profile_id\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"em_key_id\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"wc_profile_id\",\n@@ -38294,31 +41753,18 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t(BNXT_ULP_CF_IDX_FLOW_SIG_ID >> 8) & 0xff,\n \tBNXT_ULP_CF_IDX_FLOW_SIG_ID & 0xff}\n \t},\n-\t/* class_tid: 2, , table: em.f2_l2_l3_l4_v6.0 */\n-\t{\n-\t.description = \"valid\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n-\t},\n+\t/* class_tid: 2, , table: wm.l3_l4.ipv4 */\n \t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t3}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"opcode\",\n@@ -38327,18 +41773,23 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n-\t/* class_tid: 2, , table: fkb_select.f2_wm */\n+\t/* class_tid: 3, , table: fkb_select.l2_l3_l4_v6_em */\n \t{\n \t.description = \"l2_cntxt_id.en\",\n \t.field_bit_size = 1,\n@@ -38663,9 +42114,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"tids.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"tid.en\",\n@@ -38707,17 +42156,19 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l2_dmac.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_HF_ID_O_ETH_DMAC >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff}\n \t},\n \t{\n \t.description = \"l2_smac.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_HF_ID_O_ETH_SMAC >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_O_ETH_SMAC & 0xff}\n \t},\n \t{\n \t.description = \"l2_dt.en\",\n@@ -38776,8 +42227,22 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t{\n \t.description = \"l2_ivv.en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n+\t.field_src2 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_opr2 = {\n+\t(BNXT_ULP_GLB_HF_ID_OO_VLAN_VID >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_OO_VLAN_VID & 0xff},\n+\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"l2_ivt.en\",\n@@ -38801,9 +42266,10 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_sip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_HF_ID_O_IPV6_SRC_ADDR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_O_IPV6_SRC_ADDR & 0xff}\n \t},\n \t{\n \t.description = \"l3_sip_selcmp.en\",\n@@ -38815,9 +42281,10 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_dip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_HF_ID_O_IPV6_DST_ADDR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_HF_ID_O_IPV6_DST_ADDR & 0xff}\n \t},\n \t{\n \t.description = \"l3_dip_selcmp.en\",\n@@ -38835,9 +42302,10 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_prot.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_CF_IDX_O_L3_FB_PROTO_ID >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_O_L3_FB_PROTO_ID & 0xff}\n \t},\n \t{\n \t.description = \"l3_fid.en\",\n@@ -38921,17 +42389,19 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l4_src.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_CF_IDX_O_L4_FB_SRC_PORT >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_O_L4_FB_SRC_PORT & 0xff}\n \t},\n \t{\n \t.description = \"l4_dst.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_CF_IDX_O_L4_FB_DST_PORT >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_O_L4_FB_DST_PORT & 0xff}\n \t},\n \t{\n \t.description = \"l4_flags.en\",\n@@ -38993,46 +42463,24 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 2, , table: profile_tcam.f2 */\n+\t/* class_tid: 3, , table: profile_tcam.l2_l3_l4_v6_em */\n \t{\n \t.description = \"wc_key_id\",\n \t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_4 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"wc_profile_id\",\n \t.field_bit_size = 8,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n-\t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_O_IPV6 & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_5 & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr3 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_4 & 0xff}\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"wc_search_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"em_key_type\",\n@@ -39044,19 +42492,27 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"em_key_id\",\n \t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n \t},\n \t{\n \t.description = \"em_profile_id\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n \t},\n \t{\n \t.description = \"em_search_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n \t.description = \"pl_byp_lkup_en\",\n@@ -39064,7 +42520,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 2, , table: profile_tcam_cache.f2_wr */\n+\t/* class_tid: 3, , table: profile_tcam_cache.l2_l3_l4_v6_wr */\n \t{\n \t.description = \"rid\",\n \t.field_bit_size = 32,\n@@ -39087,13 +42543,19 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"em_profile_id\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n \t},\n \t{\n \t.description = \"em_key_id\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n \t},\n \t{\n \t.description = \"wc_profile_id\",\n@@ -39116,24 +42578,22 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t(BNXT_ULP_CF_IDX_FLOW_SIG_ID >> 8) & 0xff,\n \tBNXT_ULP_CF_IDX_FLOW_SIG_ID & 0xff}\n \t},\n-\t/* class_tid: 2, , table: wm.l3_l4.ipv4 */\n-\t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n-\t},\n+\t/* class_tid: 3, , table: em.l2_l3_l4_v6.0 */\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"valid\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t3}\n \t},\n \t{\n \t.description = \"data\",\n@@ -39145,14 +42605,24 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 3, , table: fkb_select.l2_l3_l4_v6_em */\n+\t{\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* class_tid: 3, , table: fkb_select.l3_l4_wc */\n \t{\n \t.description = \"l2_cntxt_id.en\",\n \t.field_bit_size = 1,\n@@ -39519,19 +42989,17 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l2_dmac.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_O_ETH_DMAC >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l2_smac.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_O_ETH_SMAC >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_O_ETH_SMAC & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l2_dt.en\",\n@@ -39590,22 +43058,10 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t{\n \t.description = \"l2_ivv.en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 56) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 48) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 40) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 32) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 24) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 16) & 0xff,\n-\t((uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN >> 8) & 0xff,\n-\t(uint64_t)BNXT_ULP_HDR_BIT_OO_VLAN & 0xff},\n-\t.field_src2 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n-\t.field_opr2 = {\n-\t(BNXT_ULP_GLB_HF_ID_OO_VLAN_VID >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_OO_VLAN_VID & 0xff},\n-\t.field_src3 = BNXT_ULP_FIELD_SRC_ZERO\n+\t1}\n \t},\n \t{\n \t.description = \"l2_ivt.en\",\n@@ -39629,10 +43085,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_sip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_O_IPV6_SRC_ADDR >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_O_IPV6_SRC_ADDR & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l3_sip_selcmp.en\",\n@@ -39644,10 +43099,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_dip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_FIELD_BIT,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_HF_ID_O_IPV6_DST_ADDR >> 8) & 0xff,\n-\tBNXT_ULP_GLB_HF_ID_O_IPV6_DST_ADDR & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l3_dip_selcmp.en\",\n@@ -39665,10 +43119,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l3_prot.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_O_L3_FB_PROTO_ID >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_O_L3_FB_PROTO_ID & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l3_fid.en\",\n@@ -39752,19 +43205,17 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"l4_src.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_O_L4_FB_SRC_PORT >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_O_L4_FB_SRC_PORT & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l4_dst.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_O_L4_FB_DST_PORT >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_O_L4_FB_DST_PORT & 0xff}\n+\t1}\n \t},\n \t{\n \t.description = \"l4_flags.en\",\n@@ -39826,24 +43277,32 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 3, , table: profile_tcam.l2_l3_l4_v6_em */\n+\t/* class_tid: 3, , table: profile_tcam.l3_l4.ip */\n \t{\n \t.description = \"wc_key_id\",\n \t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1 & 0xff}\n \t},\n \t{\n \t.description = \"wc_profile_id\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 & 0xff}\n \t},\n \t{\n \t.description = \"wc_search_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n \t.description = \"em_key_type\",\n@@ -39855,35 +43314,84 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"em_key_id\",\n \t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"em_profile_id\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"em_search_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"pl_byp_lkup_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* class_tid: 3, , table: profile_tcam.l3_l4.nonip */\n+\t{\n+\t.description = \"wc_key_id\",\n+\t.field_bit_size = 6,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1 & 0xff}\n+\t},\n+\t{\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 & 0xff}\n+\t},\n+\t{\n+\t.description = \"wc_search_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n \t1}\n \t},\n \t{\n+\t.description = \"em_key_type\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 6,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"em_profile_id\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"em_search_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n \t.description = \"pl_byp_lkup_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 3, , table: profile_tcam_cache.l2_l3_l4_v6_wr */\n+\t/* class_tid: 3, , table: profile_tcam_cache.wr */\n \t{\n \t.description = \"rid\",\n \t.field_bit_size = 32,\n@@ -39906,19 +43414,13 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"em_profile_id\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_PROFILE_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_PROFILE_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"em_key_id\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_EM_KEY_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_EM_KEY_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"wc_profile_id\",\n@@ -39941,14 +43443,33 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t(BNXT_ULP_CF_IDX_FLOW_SIG_ID >> 8) & 0xff,\n \tBNXT_ULP_CF_IDX_FLOW_SIG_ID & 0xff}\n \t},\n-\t/* class_tid: 3, , table: em.l2_l3_l4_v6.0 */\n+\t/* class_tid: 3, , table: wm.l3_l4.ipv4 */\n \t{\n-\t.description = \"valid\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n \t.description = \"strength\",\n@@ -39956,7 +43477,26 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t3}\n+\t1}\n+\t},\n+\t/* class_tid: 3, , table: wm.l3.ipv4 */\n+\t{\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"data\",\n@@ -39968,8 +43508,17 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t/* class_tid: 3, , table: wm.l2 */\n+\t{\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n@@ -39980,384 +43529,625 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 3, , table: fkb_select.l3_l4_wc */\n \t{\n-\t.description = \"l2_cntxt_id.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t},\n+\t{\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n \t1}\n \t},\n+\t/* class_tid: 4, , table: int_full_act_record.0 */\n \t{\n-\t.description = \"parif.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"sp_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"spif.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"encap_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"svif.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"mod_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"lcos.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rsvd1\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rcyc_cnt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"loopback.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_l2type.en\",\n+\t.description = \"stats_op\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_dmac.en\",\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_DRV_FUNC_VNIC >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_DRV_FUNC_VNIC & 0xff}\n+\t},\n+\t{\n+\t.description = \"use_default\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_smac.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_dt.en\",\n+\t.description = \"cond_copy\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_sa.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_nvt.en\",\n+\t.description = \"drop\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ovp.en\",\n+\t.description = \"hit\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ovd.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t/* class_tid: 4, , table: port_table.ing_wr_0 */\n+\t{\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ovv.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"drv_func.mac\",\n+\t.field_bit_size = 48,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ovt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"drv_func.parent.mac\",\n+\t.field_bit_size = 48,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ivp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"phy_port\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ivd.en\",\n+\t.description = \"port_is_pf\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ivv.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"default_arec_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n+\t},\n+\t/* class_tid: 4, , table: l2_cntxt_tcam.ing_0 */\n+\t{\n+\t.description = \"prof_func_id\",\n+\t.field_bit_size = 7,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID & 0xff}\n+\t},\n+\t{\n+\t.description = \"ctxt_meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ivt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"def_ctxt_data\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n+\t},\n+\t{\n+\t.description = \"ctxt_opcode\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_CTXT_OPCODE_NORMAL_FLOW}\n+\t},\n+\t{\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"parif\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_PHY_PORT_PARIF >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_PHY_PORT_PARIF & 0xff}\n+\t},\n+\t/* class_tid: 4, , table: l2_cntxt_tcam_cache.ing_wr */\n+\t{\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t},\n+\t{\n+\t.description = \"l2_cntxt_tcam_index\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"src_property_ptr\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* class_tid: 4, , table: parif_def_arec_ptr.ing_0 */\n+\t{\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n+\t},\n+\t/* class_tid: 4, , table: parif_def_err_arec_ptr.ing_0 */\n+\t{\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n+\t},\n+\t/* class_tid: 4, , table: int_full_act_record.egr_0 */\n+\t{\n+\t.description = \"sp_rec_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"encap_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"mod_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_etype.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rsvd1\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"stats_op\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_l3type.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_PHY_PORT_VPORT >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_PHY_PORT_VPORT & 0xff}\n \t},\n \t{\n-\t.description = \"tl3_sip.en\",\n+\t.description = \"use_default\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_sip_selcmp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_dip.en\",\n+\t.description = \"cond_copy\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_dip_selcmp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ttl.en\",\n+\t.description = \"drop\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_prot.en\",\n+\t.description = \"hit\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_fid.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n+\t/* class_tid: 4, , table: port_table.egr_wr_0 */\n \t{\n-\t.description = \"tl3_qos.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_nonext.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"drv_func.mac\",\n+\t.field_bit_size = 48,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_esp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"drv_func.parent.mac\",\n+\t.field_bit_size = 48,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_auth.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"phy_port\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_dest.en\",\n+\t.description = \"port_is_pf\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_frag.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"default_arec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n+\t/* class_tid: 4, , table: ilt_tbl.egr_vfr */\n \t{\n-\t.description = \"tl3_ieh_rthdr.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ilt_destination\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_hop.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_1frag.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"fwd_op\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_FWD_OP_BYPASS_LKUP}\n \t},\n \t{\n-\t.description = \"tl3_df.en\",\n+\t.description = \"en_ilt_dest\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_l3err.en\",\n+\t.description = \"en_bd_action\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n-\t.description = \"tl4_l4type.en\",\n+\t.description = \"en_bd_meta\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl4_src.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"parif\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_DRV_FUNC_PARIF >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_DRV_FUNC_PARIF & 0xff}\n \t},\n \t{\n-\t.description = \"tl4_dst.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"reserved\",\n+\t.field_bit_size = 23,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 4, , table: l2_cntxt_tcam_cache.egr_wr_vfr */\n \t{\n-\t.description = \"tl4_flags.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n \t},\n \t{\n-\t.description = \"tl4_seq.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_tcam_index\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl4_pa.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl4_opt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"src_property_ptr\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 4, , table: l2_cntxt_tcam.egr_0 */\n \t{\n-\t.description = \"tl4_tcpts.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"prof_func_id\",\n+\t.field_bit_size = 7,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID & 0xff}\n \t},\n \t{\n-\t.description = \"tl4_err.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tuntype.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"def_ctxt_data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"tflags.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_CTXT_OPCODE_NORMAL_FLOW}\n \t},\n \t{\n-\t.description = \"tids.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"tid.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"parif\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_DRV_FUNC_PARIF >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_DRV_FUNC_PARIF & 0xff}\n \t},\n+\t/* class_tid: 4, , table: l2_cntxt_tcam_cache.egr_wr */\n \t{\n-\t.description = \"tctxts.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n \t},\n \t{\n-\t.description = \"tctxt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_tcam_index\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 & 0xff}\n \t},\n \t{\n-\t.description = \"tqos.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"terr.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"src_property_ptr\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 4, , table: parif_def_arec_ptr.egr_0 */\n \t{\n-\t.description = \"l2_l2type.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n+\t/* class_tid: 4, , table: parif_def_err_arec_ptr.egr_0 */\n \t{\n-\t.description = \"l2_dmac.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n+\t/* class_tid: 5, , table: mod_record.vf_2_vfr_egr */\n \t{\n-\t.description = \"l2_smac.en\",\n+\t.description = \"metadata_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n@@ -40365,317 +44155,403 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t1}\n \t},\n \t{\n-\t.description = \"l2_dt.en\",\n+\t.description = \"rem_ovlan\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_sa.en\",\n+\t.description = \"rem_ivlan\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_nvt.en\",\n+\t.description = \"rep_add_ivlan\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovp.en\",\n+\t.description = \"rep_add_ovlan\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovd.en\",\n+\t.description = \"ttl_update\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovv.en\",\n+\t.description = \"tun_md_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovt.en\",\n+\t.description = \"reserved_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivp.en\",\n+\t.description = \"l2_dmac_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivd.en\",\n+\t.description = \"l2_smac_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivv.en\",\n+\t.description = \"l3_sip_ipv6_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivt.en\",\n+\t.description = \"l3_dip_ipv6_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_etype.en\",\n+\t.description = \"l3_sip_ipv4_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_l3type.en\",\n+\t.description = \"l3_dip_ipv4_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_sip.en\",\n+\t.description = \"l4_sport_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_sip_selcmp.en\",\n+\t.description = \"l4_dport_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_dip.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"metadata_data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t1}\n+\t(ULP_THOR_SYM_VF_2_VFR_META_VAL >> 8) & 0xff,\n+\tULP_THOR_SYM_VF_2_VFR_META_VAL & 0xff}\n \t},\n \t{\n-\t.description = \"l3_dip_selcmp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"metadata_rsvd\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_ttl.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"metadata_op\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_prot.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"metadata_prof\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_fid.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ivlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_qos.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ivlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_nonext.en\",\n+\t.description = \"ivlan_de\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_esp.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ivlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_auth.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ovlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_dest.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ovlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_frag.en\",\n+\t.description = \"ovlan_de\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_rthdr.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ovlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_hop.en\",\n+\t.description = \"alt_pfid\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"alt_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_rsvd\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"ttl_tl3_dec\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_1frag.en\",\n+\t.description = \"ttl_il3_dec\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_df.en\",\n+\t.description = \"ttl_tl3_rdir\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_l3err.en\",\n+\t.description = \"ttl_il3_rdir\",\n \t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_new_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_ex_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"tun_mv\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"reserved\",\n+\t.field_bit_size = 0,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l2_dmac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l2_smac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_sip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l3_dip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l4_sport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t{\n+\t.description = \"l4_dport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t/* class_tid: 5, , table: int_full_act_record.vf_2_vfr_loopback */\n+\t{\n+\t.description = \"sp_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_l4type.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"encap_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_src.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"mod_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_MODIFY_PTR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_MODIFY_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"l4_dst.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rsvd1\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_flags.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_seq.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_ack.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_win.en\",\n+\t.description = \"stats_op\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t{\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_pa.en\",\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t(ULP_THOR_SYM_LOOPBACK_PORT >> 8) & 0xff,\n+\tULP_THOR_SYM_LOOPBACK_PORT & 0xff}\n+\t},\n+\t{\n+\t.description = \"use_default\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_opt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_tcpts.en\",\n+\t.description = \"cond_copy\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_tsval.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_txecr.en\",\n+\t.description = \"drop\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_err.en\",\n+\t.description = \"hit\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 3, , table: profile_tcam.l3_l4.ip */\n \t{\n-\t.description = \"wc_key_id\",\n-\t.field_bit_size = 6,\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1 & 0xff}\n+\t1}\n \t},\n+\t/* class_tid: 5, , table: parif_def_arec_ptr.vf_egr */\n \t{\n-\t.description = \"wc_profile_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 & 0xff}\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR & 0xff}\n \t},\n+\t/* class_tid: 5, , table: parif_def_err_arec_ptr.vf_egr */\n \t{\n-\t.description = \"wc_search_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR & 0xff}\n \t},\n+\t/* class_tid: 5, , table: profile_tcam_cache.vfr_glb_act_rec_wr */\n \t{\n-\t.description = \"em_key_type\",\n-\t.field_bit_size = 2,\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n \t},\n \t{\n-\t.description = \"em_key_id\",\n-\t.field_bit_size = 6,\n+\t.description = \"profile_tcam_index\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n@@ -40686,75 +44562,80 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_search_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"pl_byp_lkup_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 3, , table: profile_tcam.l3_l4.nonip */\n \t{\n \t.description = \"wc_key_id\",\n-\t.field_bit_size = 6,\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_KEY_ID_1 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"wc_profile_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"flow_sig_id\",\n+\t.field_bit_size = 64,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_WC_PROFILE_ID_1 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: l2_cntxt_tcam.vf_egr */\n \t{\n-\t.description = \"wc_search_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"prof_func_id\",\n+\t.field_bit_size = 7,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID & 0xff}\n \t},\n \t{\n-\t.description = \"em_key_type\",\n-\t.field_bit_size = 2,\n+\t.description = \"ctxt_meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_key_id\",\n-\t.field_bit_size = 6,\n+\t.description = \"def_ctxt_data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"em_profile_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"ctxt_opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_CTXT_OPCODE_NORMAL_FLOW}\n \t},\n \t{\n-\t.description = \"em_search_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"pl_byp_lkup_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"parif\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_LOOPBACK_PARIF}\n \t},\n-\t/* class_tid: 3, , table: profile_tcam_cache.wr */\n+\t/* class_tid: 5, , table: l2_cntxt_tcam_cache.vf_egr_wr */\n \t{\n \t.description = \"rid\",\n \t.field_bit_size = 32,\n@@ -40765,156 +44646,140 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \tBNXT_ULP_RF_IDX_RID & 0xff}\n \t},\n \t{\n-\t.description = \"profile_tcam_index\",\n+\t.description = \"l2_cntxt_tcam_index\",\n \t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_PROFILE_TCAM_INDEX_0 & 0xff}\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 & 0xff}\n \t},\n \t{\n-\t.description = \"em_profile_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"em_key_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"src_property_ptr\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: int_full_act_record.vf_2_vfr_ing */\n \t{\n-\t.description = \"wc_profile_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"sp_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"wc_key_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"encap_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"flow_sig_id\",\n-\t.field_bit_size = 64,\n+\t.description = \"mod_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_FLOW_SIG_ID >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_FLOW_SIG_ID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 3, , table: wm.l3_l4.ipv4 */\n \t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"rsvd1\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"rsvd0\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"stats_op\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n \t1}\n \t},\n-\t/* class_tid: 3, , table: wm.l3.ipv4 */\n \t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_DRV_FUNC_VNIC >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_DRV_FUNC_VNIC & 0xff}\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"use_default\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n-\t},\n-\t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 3, , table: wm.l2 */\n \t{\n-\t.description = \"ctxt_data\",\n-\t.field_bit_size = 14,\n+\t.description = \"cond_copy\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"data\",\n-\t.field_bit_size = 16,\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"strength\",\n-\t.field_bit_size = 2,\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n \t1}\n \t},\n-\t/* class_tid: 4, , table: int_full_act_record.0 */\n+\t/* class_tid: 5, , table: int_full_act_record.drop_action */\n \t{\n \t.description = \"sp_rec_ptr\",\n \t.field_bit_size = 16,\n@@ -40975,10 +44840,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"vnic_or_vport\",\n \t.field_bit_size = 11,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_DRV_FUNC_VNIC >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_DRV_FUNC_VNIC & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n \t.description = \"use_default\",\n@@ -41008,7 +44870,9 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"drop\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n \t.description = \"hit\",\n@@ -41024,49 +44888,66 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_opr1 = {\n \t1}\n \t},\n-\t/* class_tid: 4, , table: port_table.ing_wr_0 */\n+\t/* class_tid: 5, , table: l2_cntxt_tcam.vf_2_vfr_ing.0 */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"prof_func_id\",\n+\t.field_bit_size = 7,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_VF_2_VFR_PROF_FUNC_ID & 0xff}\n \t},\n \t{\n-\t.description = \"drv_func.mac\",\n-\t.field_bit_size = 48,\n+\t.description = \"ctxt_meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"drv_func.parent.mac\",\n-\t.field_bit_size = 48,\n+\t.description = \"def_ctxt_data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"phy_port\",\n-\t.field_bit_size = 8,\n+\t.description = \"ctxt_opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_CTXT_OPCODE_NORMAL_FLOW}\n \t},\n \t{\n-\t.description = \"default_arec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n \t},\n-\t/* class_tid: 4, , table: l2_cntxt_tcam.ing_0 */\n+\t{\n+\t.description = \"parif\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_DRV_FUNC_PARIF >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_DRV_FUNC_PARIF & 0xff}\n+\t},\n+\t/* class_tid: 5, , table: l2_cntxt_tcam.vfr_2_vf_ing.0 */\n \t{\n \t.description = \"prof_func_id\",\n \t.field_bit_size = 7,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID & 0xff}\n+\t(BNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_ANY_2_VF_PROF_FUNC_ID & 0xff}\n \t},\n \t{\n \t.description = \"ctxt_meta_prof\",\n@@ -41078,10 +44959,10 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.description = \"def_ctxt_data\",\n \t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR & 0xff}\n \t},\n \t{\n \t.description = \"ctxt_opcode\",\n@@ -41097,8 +44978,8 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_1 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_1 & 0xff}\n \t},\n \t{\n \t.description = \"parif\",\n@@ -41106,692 +44987,683 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n \t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_PHY_PORT_PARIF >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_PHY_PORT_PARIF & 0xff}\n+\t(BNXT_ULP_CF_IDX_DRV_FUNC_PARIF >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_DRV_FUNC_PARIF & 0xff}\n \t},\n-\t/* class_tid: 4, , table: l2_cntxt_tcam_cache.ing_wr */\n+\t/* class_tid: 5, , table: fkb_select.vfr_em */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"l2_cntxt_id.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_tcam_index\",\n-\t.field_bit_size = 10,\n+\t.description = \"parif.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"spif.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"svif.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t1}\n \t},\n \t{\n-\t.description = \"src_property_ptr\",\n-\t.field_bit_size = 10,\n+\t.description = \"lcos.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 4, , table: parif_def_arec_ptr.ing_0 */\n \t{\n-\t.description = \"act_rec_ptr\",\n-\t.field_bit_size = 32,\n+\t.description = \"meta.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n+\t1}\n \t},\n-\t/* class_tid: 4, , table: parif_def_err_arec_ptr.ing_0 */\n \t{\n-\t.description = \"act_rec_ptr\",\n-\t.field_bit_size = 32,\n+\t.description = \"rcyc_cnt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_DEFAULT_AREC_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 4, , table: int_full_act_record.egr_0 */\n \t{\n-\t.description = \"sp_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"loopback.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"encap_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl2_l2type.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"mod_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl2_dmac.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rsvd1\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl2_smac.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rsvd0\",\n-\t.field_bit_size = 8,\n+\t.description = \"tl2_dt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"decap_func\",\n-\t.field_bit_size = 5,\n+\t.description = \"tl2_sa.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meter\",\n-\t.field_bit_size = 10,\n+\t.description = \"tl2_nvt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"stats_op\",\n+\t.description = \"tl2_ovp.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"stats_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl2_ovd.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vnic_or_vport\",\n-\t.field_bit_size = 11,\n+\t.description = \"tl2_ovv.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_PHY_PORT_VPORT >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_PHY_PORT_VPORT & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"use_default\",\n+\t.description = \"tl2_ovt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ivp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ivd.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ivv.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ivt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_etype.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_l3type.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_sip.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_sip_selcmp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_dip.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_dip_selcmp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ttl.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_prot.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_fid.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_qos.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ieh_nonext.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ieh_esp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ieh_auth.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"mirror\",\n-\t.field_bit_size = 4,\n+\t.description = \"tl3_ieh_dest.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"cond_copy\",\n+\t.description = \"tl3_ieh_frag.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vlan_del_rpt\",\n-\t.field_bit_size = 2,\n+\t.description = \"tl3_ieh_rthdr.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"drop\",\n+\t.description = \"tl3_ieh_hop.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"hit\",\n+\t.description = \"tl3_ieh_1frag.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"type\",\n-\t.field_bit_size = 3,\n+\t.description = \"tl3_df.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 4, , table: port_table.egr_wr_0 */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"tl3_l3err.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"drv_func.mac\",\n-\t.field_bit_size = 48,\n+\t.description = \"tl4_l4type.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"drv_func.parent.mac\",\n-\t.field_bit_size = 48,\n+\t.description = \"tl4_src.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"phy_port\",\n-\t.field_bit_size = 8,\n+\t.description = \"tl4_dst.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"default_arec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl4_flags.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 4, , table: ilt_tbl.egr_vfr */\n \t{\n-\t.description = \"ilt_destination\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl4_seq.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"act_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl4_pa.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"fwd_op\",\n-\t.field_bit_size = 2,\n+\t.description = \"tl4_opt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_FWD_OP_BYPASS_LKUP}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"en_ilt_dest\",\n+\t.description = \"tl4_tcpts.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"en_bd_action\",\n+\t.description = \"tl4_err.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"en_bd_meta\",\n+\t.description = \"tuntype.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"parif\",\n-\t.field_bit_size = 4,\n+\t.description = \"tflags.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_DRV_FUNC_PARIF >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_DRV_FUNC_PARIF & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"reserved\",\n-\t.field_bit_size = 23,\n+\t.description = \"tids.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 4, , table: l2_cntxt_tcam_cache.egr_wr_vfr */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"tid.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_tcam_index\",\n-\t.field_bit_size = 10,\n+\t.description = \"tctxts.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"tctxt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"src_property_ptr\",\n-\t.field_bit_size = 10,\n+\t.description = \"tqos.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 4, , table: l2_cntxt_tcam.egr_0 */\n \t{\n-\t.description = \"prof_func_id\",\n-\t.field_bit_size = 7,\n+\t.description = \"terr.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ctxt_meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"l2_l2type.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"def_ctxt_data\",\n-\t.field_bit_size = 16,\n+\t.description = \"l2_dmac.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ctxt_opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"l2_smac.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_CTXT_OPCODE_NORMAL_FLOW}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"l2_dt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"parif\",\n-\t.field_bit_size = 4,\n+\t.description = \"l2_sa.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_DRV_FUNC_PARIF >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_DRV_FUNC_PARIF & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 4, , table: l2_cntxt_tcam_cache.egr_wr */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"l2_nvt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_tcam_index\",\n-\t.field_bit_size = 10,\n+\t.description = \"l2_ovp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"l2_ovd.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"src_property_ptr\",\n-\t.field_bit_size = 10,\n+\t.description = \"l2_ovv.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 4, , table: parif_def_arec_ptr.egr_0 */\n \t{\n-\t.description = \"act_rec_ptr\",\n-\t.field_bit_size = 32,\n+\t.description = \"l2_ovt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 4, , table: parif_def_err_arec_ptr.egr_0 */\n \t{\n-\t.description = \"act_rec_ptr\",\n-\t.field_bit_size = 32,\n+\t.description = \"l2_ivp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: int_full_act_record.loopback */\n \t{\n-\t.description = \"sp_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l2_ivd.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"encap_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l2_ivv.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"mod_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l2_ivt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rsvd1\",\n-\t.field_bit_size = 16,\n+\t.description = \"l2_etype.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rsvd0\",\n-\t.field_bit_size = 8,\n+\t.description = \"l3_l3type.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"decap_func\",\n-\t.field_bit_size = 5,\n+\t.description = \"l3_sip.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meter\",\n-\t.field_bit_size = 10,\n+\t.description = \"l3_sip_selcmp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"stats_op\",\n+\t.description = \"l3_dip.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"stats_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_dip_selcmp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vnic_or_vport\",\n-\t.field_bit_size = 11,\n+\t.description = \"l3_ttl.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t(ULP_THOR_SYM_LOOPBACK_PORT >> 8) & 0xff,\n-\tULP_THOR_SYM_LOOPBACK_PORT & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"use_default\",\n+\t.description = \"l3_prot.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"mirror\",\n-\t.field_bit_size = 4,\n+\t.description = \"l3_fid.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"cond_copy\",\n+\t.description = \"l3_qos.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vlan_del_rpt\",\n-\t.field_bit_size = 2,\n+\t.description = \"l3_ieh_nonext.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"drop\",\n+\t.description = \"l3_ieh_esp.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"hit\",\n+\t.description = \"l3_ieh_auth.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"type\",\n-\t.field_bit_size = 3,\n+\t.description = \"l3_ieh_dest.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: port_table.egr_wr */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"l3_ieh_frag.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"drv_func.mac\",\n-\t.field_bit_size = 48,\n+\t.description = \"l3_ieh_rthdr.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"drv_func.parent.mac\",\n-\t.field_bit_size = 48,\n+\t.description = \"l3_ieh_hop.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_DRV_FUNC_PARENT_MAC >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_DRV_FUNC_PARENT_MAC & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"phy_port\",\n-\t.field_bit_size = 8,\n+\t.description = \"l3_ieh_1frag.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"default_arec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_df.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: l2_cntxt_tcam.vf_egr */\n \t{\n-\t.description = \"prof_func_id\",\n-\t.field_bit_size = 7,\n+\t.description = \"l3_l3err.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_PROF_FUNC_ID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ctxt_meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"l4_l4type.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"def_ctxt_data\",\n-\t.field_bit_size = 16,\n+\t.description = \"l4_src.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ctxt_opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"l4_dst.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_CTXT_OPCODE_NORMAL_FLOW}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"l4_flags.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"parif\",\n-\t.field_bit_size = 4,\n+\t.description = \"l4_seq.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_LOOPBACK_PARIF}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: l2_cntxt_tcam_cache.vf_egr_wr */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"l4_ack.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_tcam_index\",\n-\t.field_bit_size = 10,\n+\t.description = \"l4_win.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_TCAM_INDEX_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"l4_pa.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_L2_CNTXT_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_L2_CNTXT_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"src_property_ptr\",\n-\t.field_bit_size = 10,\n+\t.description = \"l4_opt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: parif_def_arec_ptr.vf_egr */\n \t{\n-\t.description = \"act_rec_ptr\",\n-\t.field_bit_size = 32,\n+\t.description = \"l4_tcpts.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: parif_def_err_arec_ptr.vf_egr */\n \t{\n-\t.description = \"act_rec_ptr\",\n-\t.field_bit_size = 32,\n+\t.description = \"l4_tsval.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: int_full_act_record.vf_ing */\n \t{\n-\t.description = \"sp_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l4_txecr.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"encap_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l4_err.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: fkb_select.vf_em */\n \t{\n-\t.description = \"mod_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l2_cntxt_id.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rsvd1\",\n-\t.field_bit_size = 16,\n+\t.description = \"parif.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rsvd0\",\n-\t.field_bit_size = 8,\n+\t.description = \"spif.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"decap_func\",\n-\t.field_bit_size = 5,\n+\t.description = \"svif.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meter\",\n-\t.field_bit_size = 10,\n+\t.description = \"lcos.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"stats_op\",\n+\t.description = \"meta.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n@@ -41799,1359 +45671,1380 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t1}\n \t},\n \t{\n-\t.description = \"stats_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"rcyc_cnt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vnic_or_vport\",\n-\t.field_bit_size = 11,\n+\t.description = \"loopback.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_DRV_FUNC_VNIC >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_DRV_FUNC_VNIC & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"use_default\",\n+\t.description = \"tl2_l2type.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"mirror\",\n-\t.field_bit_size = 4,\n+\t.description = \"tl2_dmac.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"cond_copy\",\n+\t.description = \"tl2_smac.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vlan_del_rpt\",\n-\t.field_bit_size = 2,\n+\t.description = \"tl2_dt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"drop\",\n+\t.description = \"tl2_sa.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"hit\",\n+\t.description = \"tl2_nvt.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"type\",\n-\t.field_bit_size = 3,\n+\t.description = \"tl2_ovp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: ilt_tbl.vf_ing */\n \t{\n-\t.description = \"ilt_destination\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl2_ovd.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"act_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl2_ovv.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"fwd_op\",\n-\t.field_bit_size = 2,\n+\t.description = \"tl2_ovt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_FWD_OP_BYPASS_LKUP}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"en_ilt_dest\",\n+\t.description = \"tl2_ivp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ivd.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl2_ivv.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"en_bd_action\",\n+\t.description = \"tl2_ivt.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"en_bd_meta\",\n+\t.description = \"tl2_etype.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"parif\",\n-\t.field_bit_size = 4,\n+\t.description = \"tl3_l3type.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"reserved\",\n-\t.field_bit_size = 23,\n+\t.description = \"tl3_sip.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: ilt_tbl.vfr_egr */\n \t{\n-\t.description = \"ilt_destination\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl3_sip_selcmp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"act_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl3_dip.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"fwd_op\",\n-\t.field_bit_size = 2,\n+\t.description = \"tl3_dip_selcmp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_FWD_OP_BYPASS_LKUP}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"en_ilt_dest\",\n+\t.description = \"tl3_ttl.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"en_bd_action\",\n+\t.description = \"tl3_prot.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"en_bd_meta\",\n+\t.description = \"tl3_fid.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"parif\",\n-\t.field_bit_size = 4,\n+\t.description = \"tl3_qos.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_DRV_FUNC_PARIF >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_DRV_FUNC_PARIF & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"reserved\",\n-\t.field_bit_size = 23,\n+\t.description = \"tl3_ieh_nonext.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: l2_cntxt_tcam_cache.vfr_wr_egr0 */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"tl3_ieh_esp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_tcam_index\",\n-\t.field_bit_size = 10,\n+\t.description = \"tl3_ieh_auth.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"tl3_ieh_dest.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"src_property_ptr\",\n-\t.field_bit_size = 10,\n+\t.description = \"tl3_ieh_frag.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: metadata_record.vfr_egr */\n \t{\n-\t.description = \"prof_meta_mask\",\n-\t.field_bit_size = 16,\n+\t.description = \"tl3_ieh_rthdr.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ONES,\n-\t.field_opr1 = {\n-\t\t0xff,\n-\t\t0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: mod_record.vfr_egr */\n \t{\n-\t.description = \"metadata_en\",\n+\t.description = \"tl3_ieh_hop.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rem_ovlan\",\n+\t.description = \"tl3_ieh_1frag.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rem_ivlan\",\n+\t.description = \"tl3_df.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rep_add_ivlan\",\n+\t.description = \"tl3_l3err.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rep_add_ovlan\",\n+\t.description = \"tl4_l4type.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ttl_update\",\n+\t.description = \"tl4_src.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tun_md_en\",\n+\t.description = \"tl4_dst.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"reserved_en\",\n+\t.description = \"tl4_flags.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_dmac_en\",\n+\t.description = \"tl4_seq.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_smac_en\",\n+\t.description = \"tl4_pa.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_sip_ipv6_en\",\n+\t.description = \"tl4_opt.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_dip_ipv6_en\",\n+\t.description = \"tl4_tcpts.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_sip_ipv4_en\",\n+\t.description = \"tl4_err.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_dip_ipv4_en\",\n+\t.description = \"tuntype.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_sport_en\",\n+\t.description = \"tflags.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_dport_en\",\n+\t.description = \"tids.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"metadata_data\",\n-\t.field_bit_size = 16,\n+\t.description = \"tid.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_DEV_PORT_ID >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_DEV_PORT_ID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"metadata_rsvd\",\n-\t.field_bit_size = 10,\n+\t.description = \"tctxts.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"metadata_op\",\n-\t.field_bit_size = 2,\n+\t.description = \"tctxt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"metadata_prof\",\n-\t.field_bit_size = 4,\n+\t.description = \"tqos.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_0 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_METADATA_PROF_0 & 0xff}\n-\t},\n-\t{\n-\t.description = \"ivlan_tpid\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"ivlan_pri\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ivlan_de\",\n+\t.description = \"terr.en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n-\t},\n-\t{\n-\t.description = \"ivlan_vid\",\n-\t.field_bit_size = 12,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ovlan_tpid\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l2_l2type.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ovlan_pri\",\n-\t.field_bit_size = 3,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l2_dmac.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ovlan_de\",\n+\t.description = \"l2_smac.en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ovlan_vid\",\n-\t.field_bit_size = 12,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l2_dt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"alt_pfid\",\n-\t.field_bit_size = 4,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l2_sa.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"alt_vid\",\n-\t.field_bit_size = 12,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l2_nvt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ttl_rsvd\",\n-\t.field_bit_size = 12,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l2_ovp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ttl_tl3_dec\",\n+\t.description = \"l2_ovd.en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ttl_il3_dec\",\n+\t.description = \"l2_ovv.en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ttl_tl3_rdir\",\n+\t.description = \"l2_ovt.en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ttl_il3_rdir\",\n+\t.description = \"l2_ivp.en\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tun_new_prot\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l2_ivd.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tun_ex_prot\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l2_ivv.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tun_mv\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l2_ivt.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"reserved\",\n-\t.field_bit_size = 0,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l2_etype.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_dmac\",\n-\t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l3_l3type.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_smac\",\n-\t.field_bit_size = 48,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l3_sip.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_sip_ipv6\",\n-\t.field_bit_size = 128,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l3_sip_selcmp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_dip_ipv6\",\n-\t.field_bit_size = 128,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l3_dip.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_sip_ipv4\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l3_dip_selcmp.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_dip_ipv4\",\n-\t.field_bit_size = 32,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l3_ttl.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_sport\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l3_prot.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_dport\",\n-\t.field_bit_size = 16,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t.description = \"l3_fid.en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: int_full_act_record.vfr_egr */\n \t{\n-\t.description = \"sp_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_qos.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"encap_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_ieh_nonext.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"mod_rec_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_ieh_esp.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_MODIFY_PTR >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_MODIFY_PTR & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rsvd1\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_ieh_auth.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"rsvd0\",\n-\t.field_bit_size = 8,\n+\t.description = \"l3_ieh_dest.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"decap_func\",\n-\t.field_bit_size = 5,\n+\t.description = \"l3_ieh_frag.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meter\",\n-\t.field_bit_size = 10,\n+\t.description = \"l3_ieh_rthdr.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"stats_op\",\n+\t.description = \"l3_ieh_hop.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"stats_ptr\",\n-\t.field_bit_size = 16,\n+\t.description = \"l3_ieh_1frag.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vnic_or_vport\",\n-\t.field_bit_size = 11,\n+\t.description = \"l3_df.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t(ULP_THOR_SYM_LOOPBACK_PORT >> 8) & 0xff,\n-\tULP_THOR_SYM_LOOPBACK_PORT & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"use_default\",\n+\t.description = \"l3_l3err.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"mirror\",\n-\t.field_bit_size = 4,\n+\t.description = \"l4_l4type.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"cond_copy\",\n+\t.description = \"l4_src.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vlan_del_rpt\",\n-\t.field_bit_size = 2,\n+\t.description = \"l4_dst.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"drop\",\n+\t.description = \"l4_flags.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"hit\",\n+\t.description = \"l4_seq.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"type\",\n-\t.field_bit_size = 3,\n+\t.description = \"l4_ack.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\t1}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: l2_cntxt_tcam.vfr_ing0 */\n \t{\n-\t.description = \"prof_func_id\",\n-\t.field_bit_size = 7,\n+\t.description = \"l4_win.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_VFR_PROF_FUNC_0 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_PROF_FUNC_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ctxt_meta_prof\",\n-\t.field_bit_size = 3,\n+\t.description = \"l4_pa.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"def_ctxt_data\",\n-\t.field_bit_size = 16,\n+\t.description = \"l4_opt.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ctxt_opcode\",\n-\t.field_bit_size = 3,\n+\t.description = \"l4_tcpts.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_THOR_SYM_CTXT_OPCODE_NORMAL_FLOW}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"l4_tsval.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"parif\",\n-\t.field_bit_size = 4,\n+\t.description = \"l4_txecr.en\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_CF_IDX_DRV_FUNC_PARIF >> 8) & 0xff,\n-\tBNXT_ULP_CF_IDX_DRV_FUNC_PARIF & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: fkb_select.vfr_em */\n \t{\n-\t.description = \"l2_cntxt_id.en\",\n+\t.description = \"l4_err.en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: profile_tcam.vf_2_vfr.0 */\n \t{\n-\t.description = \"parif.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"wc_key_id\",\n+\t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"spif.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"svif.en\",\n+\t.description = \"wc_search_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"lcos.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"em_key_type\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meta.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n \t.field_opr1 = {\n-\t1}\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"rcyc_cnt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"em_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0 & 0xff}\n \t},\n \t{\n-\t.description = \"loopback.en\",\n+\t.description = \"em_search_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n-\t.description = \"tl2_l2type.en\",\n+\t.description = \"pl_byp_lkup_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: profile_tcam.vfr_2_vf.0 */\n \t{\n-\t.description = \"tl2_dmac.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"wc_key_id\",\n+\t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_smac.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_dt.en\",\n+\t.description = \"wc_search_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_sa.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"em_key_type\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_nvt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 6,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_1 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_1 & 0xff}\n \t},\n \t{\n-\t.description = \"tl2_ovp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"em_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_1 >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_1 & 0xff}\n \t},\n \t{\n-\t.description = \"tl2_ovd.en\",\n+\t.description = \"em_search_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n-\t.description = \"tl2_ovv.en\",\n+\t.description = \"pl_byp_lkup_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: profile_tcam_cache.vfr_wr */\n \t{\n-\t.description = \"tl2_ovt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t},\n+\t{\n+\t.description = \"profile_tcam_index\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ivp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"em_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ivd.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"em_key_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ivv.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"wc_profile_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_ivt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"wc_key_id\",\n+\t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl2_etype.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"flow_sig_id\",\n+\t.field_bit_size = 64,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: ilt_tbl.vfr_ing */\n \t{\n-\t.description = \"tl3_l3type.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ilt_destination\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_sip.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_DROP_AREC_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"tl3_sip_selcmp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"fwd_op\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_FWD_OP_NORMAL_FLOW}\n \t},\n \t{\n-\t.description = \"tl3_dip.en\",\n+\t.description = \"en_ilt_dest\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_dip_selcmp.en\",\n+\t.description = \"en_bd_action\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ttl.en\",\n+\t.description = \"en_bd_meta\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_prot.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"parif\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_fid.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"reserved\",\n+\t.field_bit_size = 23,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: em.vf_2_vfr.0 */\n \t{\n-\t.description = \"tl3_qos.en\",\n+\t.description = \"valid\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n-\t.description = \"tl3_ieh_nonext.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"strength\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t3}\n \t},\n \t{\n-\t.description = \"tl3_ieh_esp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MAIN_ACTION_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MAIN_ACTION_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"tl3_ieh_auth.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"opcode\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_dest.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"meta_prof\",\n+\t.field_bit_size = 3,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_frag.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ctxt_data\",\n+\t.field_bit_size = 14,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: ilt_tbl.vfr_egr */\n \t{\n-\t.description = \"tl3_ieh_rthdr.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ilt_destination\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_hop.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_ieh_1frag.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"fwd_op\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_FWD_OP_BYPASS_LKUP}\n \t},\n \t{\n-\t.description = \"tl3_df.en\",\n+\t.description = \"en_ilt_dest\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl3_l3err.en\",\n+\t.description = \"en_bd_action\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n-\t.description = \"tl4_l4type.en\",\n+\t.description = \"en_bd_meta\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl4_src.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"parif\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_CF_IDX_DRV_FUNC_PARIF >> 8) & 0xff,\n+\tBNXT_ULP_CF_IDX_DRV_FUNC_PARIF & 0xff}\n \t},\n \t{\n-\t.description = \"tl4_dst.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"reserved\",\n+\t.field_bit_size = 23,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: l2_cntxt_tcam_cache.vfr_wr_egr0 */\n \t{\n-\t.description = \"tl4_flags.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"rid\",\n+\t.field_bit_size = 32,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RID & 0xff}\n \t},\n \t{\n-\t.description = \"tl4_seq.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_tcam_index\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl4_pa.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l2_cntxt_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl4_opt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"src_property_ptr\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: ilt_tbl.vf_egr */\n \t{\n-\t.description = \"tl4_tcpts.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"ilt_destination\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tl4_err.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"act_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR >> 8) & 0xff,\n+\tBNXT_ULP_GLB_RF_IDX_GLB_LB_AREC_PTR & 0xff}\n \t},\n \t{\n-\t.description = \"tuntype.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"fwd_op\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_FWD_OP_NORMAL_FLOW}\n \t},\n \t{\n-\t.description = \"tflags.en\",\n+\t.description = \"en_ilt_dest\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tids.en\",\n+\t.description = \"en_bd_action\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tid.en\",\n+\t.description = \"en_bd_meta\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"tctxts.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"parif\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_THOR_SYM_LOOPBACK_PARIF}\n \t},\n \t{\n-\t.description = \"tctxt.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"reserved\",\n+\t.field_bit_size = 23,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n+\t/* class_tid: 5, , table: mod_record.vfr_2_vf_egr */\n \t{\n-\t.description = \"tqos.en\",\n+\t.description = \"metadata_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n \t},\n \t{\n-\t.description = \"terr.en\",\n+\t.description = \"rem_ovlan\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_l2type.en\",\n+\t.description = \"rem_ivlan\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_dmac.en\",\n+\t.description = \"rep_add_ivlan\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_smac.en\",\n+\t.description = \"rep_add_ovlan\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_dt.en\",\n+\t.description = \"ttl_update\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_sa.en\",\n+\t.description = \"tun_md_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_nvt.en\",\n+\t.description = \"reserved_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovp.en\",\n+\t.description = \"l2_dmac_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovd.en\",\n+\t.description = \"l2_smac_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovv.en\",\n+\t.description = \"l3_sip_ipv6_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ovt.en\",\n+\t.description = \"l3_dip_ipv6_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivp.en\",\n+\t.description = \"l3_sip_ipv4_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivd.en\",\n+\t.description = \"l3_dip_ipv4_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivv.en\",\n+\t.description = \"l4_sport_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_ivt.en\",\n+\t.description = \"l4_dport_en\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_etype.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"metadata_data\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_PORT_TABLE,\n+\t.field_opr1 = {\n+\t\t(BNXT_ULP_CF_IDX_DEV_PORT_ID >> 8) & 0xff,\n+\t\tBNXT_ULP_CF_IDX_DEV_PORT_ID & 0xff,\n+\t\t(BNXT_ULP_PORT_TABLE_VF_FUNC_METADATA >> 8) & 0xff,\n+\t\tBNXT_ULP_PORT_TABLE_VF_FUNC_METADATA & 0xff}\n \t},\n \t{\n-\t.description = \"l3_l3type.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"metadata_rsvd\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_sip.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"metadata_op\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_sip_selcmp.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"metadata_prof\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l3_dip.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ivlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_dip_selcmp.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ivlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ttl.en\",\n+\t.description = \"ivlan_de\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_prot.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ivlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_fid.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ovlan_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_qos.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ovlan_pri\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_nonext.en\",\n+\t.description = \"ovlan_de\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_esp.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ovlan_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_auth.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"alt_pfid\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_dest.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"alt_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_frag.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"ttl_rsvd\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_rthdr.en\",\n+\t.description = \"ttl_tl3_dec\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_hop.en\",\n+\t.description = \"ttl_il3_dec\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_ieh_1frag.en\",\n+\t.description = \"ttl_tl3_rdir\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_df.en\",\n+\t.description = \"ttl_il3_rdir\",\n \t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l3_l3err.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"tun_new_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l4_l4type.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"tun_ex_prot\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l4_src.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"tun_mv\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l4_dst.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"reserved\",\n+\t.field_bit_size = 0,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l4_flags.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"l2_dmac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l4_seq.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"l2_smac\",\n+\t.field_bit_size = 48,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l4_ack.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"l3_sip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l4_win.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"l3_dip_ipv6\",\n+\t.field_bit_size = 128,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l4_pa.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"l3_sip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l4_opt.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"l3_dip_ipv4\",\n+\t.field_bit_size = 32,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l4_tcpts.en\",\n-\t.field_bit_size = 1,\n-\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.description = \"l4_sport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n \t},\n \t{\n-\t.description = \"l4_tsval.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"l4_dport\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SKIP\n+\t},\n+\t/* class_tid: 5, , table: int_full_act_record.vfr_egr */\n+\t{\n+\t.description = \"sp_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_txecr.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"encap_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l4_err.en\",\n-\t.field_bit_size = 1,\n+\t.description = \"mod_rec_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_MODIFY_PTR >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_MODIFY_PTR & 0xff}\n \t},\n-\t/* class_tid: 5, , table: profile_tcam.vfr_ing0 */\n \t{\n-\t.description = \"wc_key_id\",\n-\t.field_bit_size = 6,\n+\t.description = \"rsvd1\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"wc_profile_id\",\n+\t.description = \"rsvd0\",\n \t.field_bit_size = 8,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"wc_search_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 5,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_key_type\",\n-\t.field_bit_size = 2,\n+\t.description = \"meter\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_key_id\",\n-\t.field_bit_size = 6,\n+\t.description = \"stats_op\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_KEY_ID_0 & 0xff}\n+\t1}\n \t},\n \t{\n-\t.description = \"em_profile_id\",\n-\t.field_bit_size = 8,\n+\t.description = \"stats_ptr\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_GLB_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0 >> 8) & 0xff,\n-\tBNXT_ULP_GLB_RF_IDX_GLB_VFR_EM_PROF_ID_0 & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"em_search_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 11,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n \t.field_opr1 = {\n-\t1}\n+\t(ULP_THOR_SYM_LOOPBACK_PORT >> 8) & 0xff,\n+\tULP_THOR_SYM_LOOPBACK_PORT & 0xff}\n \t},\n \t{\n-\t.description = \"pl_byp_lkup_en\",\n+\t.description = \"use_default\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: l2_cntxt_tcam_cache.ing_wr_vfr */\n \t{\n-\t.description = \"rid\",\n-\t.field_bit_size = 32,\n+\t.description = \"mirror\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_RF_IDX_RID >> 8) & 0xff,\n-\tBNXT_ULP_RF_IDX_RID & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_tcam_index\",\n-\t.field_bit_size = 10,\n+\t.description = \"cond_copy\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"l2_cntxt_id\",\n-\t.field_bit_size = 10,\n+\t.description = \"vlan_del_rpt\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"src_property_ptr\",\n-\t.field_bit_size = 10,\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* class_tid: 5, , table: int_full_act_record.vfr_ing0 */\n+\t{\n+\t.description = \"type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\t1}\n+\t},\n+\t/* class_tid: 5, , table: int_full_act_record.vfr_2_vf.ing0 */\n \t{\n \t.description = \"sp_rec_ptr\",\n \t.field_bit_size = 16,\n@@ -43261,7 +47154,7 @@ struct bnxt_ulp_mapper_field_info ulp_thor_class_result_field_list[] = {\n \t.field_opr1 = {\n \t1}\n \t},\n-\t/* class_tid: 5, , table: em.vfr.0 */\n+\t/* class_tid: 5, , table: em.vfr_2_vf.0 */\n \t{\n \t.description = \"valid\",\n \t.field_bit_size = 1,\n@@ -43313,7 +47206,7 @@ struct bnxt_ulp_mapper_ident_info ulp_thor_class_ident_list[] = {\n \t.description = \"default_arec_ptr\",\n \t.regfile_idx = BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR,\n \t.ident_bit_size = 16,\n-\t.ident_bit_pos = 136\n+\t.ident_bit_pos = 137\n \t},\n \t{\n \t.description = \"drv_func.parent.mac\",\n@@ -43402,7 +47295,7 @@ struct bnxt_ulp_mapper_ident_info ulp_thor_class_ident_list[] = {\n \t.description = \"default_arec_ptr\",\n \t.regfile_idx = BNXT_ULP_RF_IDX_DEFAULT_AREC_PTR,\n \t.ident_bit_size = 16,\n-\t.ident_bit_pos = 136\n+\t.ident_bit_pos = 137\n \t},\n \t{\n \t.description = \"drv_func.parent.mac\",\ndiff --git a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_wh_plus_act.c b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_wh_plus_act.c\nindex 16a921e6c8..2a499c0ba2 100644\n--- a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_wh_plus_act.c\n+++ b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_wh_plus_act.c\n@@ -1,10 +1,8 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n-/* date: Fri Oct  8 11:41:10 2021 */\n-\n #include \"ulp_template_db_enum.h\"\n #include \"ulp_template_db_field.h\"\n #include \"ulp_template_struct.h\"\n@@ -20,7 +18,7 @@ struct bnxt_ulp_mapper_tmpl_info ulp_wh_plus_act_tmpl_list[] = {\n \t.reject_info = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_OR,\n \t\t.cond_start_idx = 0,\n-\t\t.cond_nums = 9 }\n+\t\t.cond_nums = 12 }\n \t},\n \t/* act_tid: 2, ingress */\n \t[2] = {\n@@ -29,7 +27,7 @@ struct bnxt_ulp_mapper_tmpl_info ulp_wh_plus_act_tmpl_list[] = {\n \t.start_tbl_idx = 5,\n \t.reject_info = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n-\t\t.cond_start_idx = 14,\n+\t\t.cond_start_idx = 17,\n \t\t.cond_nums = 0 }\n \t},\n \t/* act_tid: 3, ingress */\n@@ -38,39 +36,69 @@ struct bnxt_ulp_mapper_tmpl_info ulp_wh_plus_act_tmpl_list[] = {\n \t.num_tbls = 7,\n \t.start_tbl_idx = 12,\n \t.reject_info = {\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n-\t\t.cond_start_idx = 15,\n-\t\t.cond_nums = 0 }\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_OR,\n+\t\t.cond_start_idx = 18,\n+\t\t.cond_nums = 3 }\n \t},\n-\t/* act_tid: 4, egress */\n+\t/* act_tid: 4, ingress */\n \t[4] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n \t.num_tbls = 5,\n \t.start_tbl_idx = 19,\n \t.reject_info = {\n-\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n-\t\t.cond_start_idx = 21,\n-\t\t.cond_nums = 0 }\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_OR,\n+\t\t.cond_start_idx = 29,\n+\t\t.cond_nums = 1 }\n \t},\n-\t/* act_tid: 5, egress */\n+\t/* act_tid: 5, ingress */\n \t[5] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.num_tbls = 7,\n+\t.num_tbls = 1,\n \t.start_tbl_idx = 24,\n \t.reject_info = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n-\t\t.cond_start_idx = 29,\n+\t\t.cond_start_idx = 35,\n \t\t.cond_nums = 0 }\n \t},\n \t/* act_tid: 6, egress */\n \t[6] = {\n \t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n-\t.num_tbls = 6,\n-\t.start_tbl_idx = 31,\n+\t.num_tbls = 5,\n+\t.start_tbl_idx = 25,\n \t.reject_info = {\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n \t\t.cond_start_idx = 35,\n \t\t.cond_nums = 0 }\n+\t},\n+\t/* act_tid: 7, egress */\n+\t[7] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.num_tbls = 7,\n+\t.start_tbl_idx = 30,\n+\t.reject_info = {\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_OR,\n+\t\t.cond_start_idx = 43,\n+\t\t.cond_nums = 3 }\n+\t},\n+\t/* act_tid: 8, egress */\n+\t[8] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.num_tbls = 6,\n+\t.start_tbl_idx = 37,\n+\t.reject_info = {\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_OR,\n+\t\t.cond_start_idx = 54,\n+\t\t.cond_nums = 3 }\n+\t},\n+\t/* act_tid: 9, egress */\n+\t[9] = {\n+\t.device_name = BNXT_ULP_DEVICE_ID_WH_PLUS,\n+\t.num_tbls = 3,\n+\t.start_tbl_idx = 43,\n+\t.reject_info = {\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_FALSE,\n+\t\t.cond_start_idx = 63,\n+\t\t.cond_nums = 0 }\n \t}\n };\n \n@@ -85,7 +113,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 9,\n+\t\t.cond_start_idx = 12,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n@@ -107,7 +135,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 10,\n+\t\t.cond_start_idx = 13,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n@@ -127,7 +155,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 11,\n+\t\t.cond_start_idx = 14,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_ENCAP_PTR_0,\n@@ -149,7 +177,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 12,\n+\t\t.cond_start_idx = 15,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n@@ -170,7 +198,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 0,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 13,\n+\t\t.cond_start_idx = 16,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n@@ -188,7 +216,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 14,\n+\t\t.cond_start_idx = 17,\n \t\t.cond_nums = 0 },\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_ALLOC_RID_REGFILE,\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID\n@@ -203,7 +231,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 14,\n+\t\t.cond_start_idx = 17,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MIRROR_PTR_0,\n@@ -224,7 +252,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 14,\n+\t\t.cond_start_idx = 17,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n@@ -245,7 +273,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 15,\n+\t\t.cond_start_idx = 18,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n@@ -267,7 +295,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 15,\n+\t\t.cond_start_idx = 18,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n@@ -289,7 +317,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 15,\n+\t\t.cond_start_idx = 18,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MIRROR_PTR_0,\n@@ -309,7 +337,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 0,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 15,\n+\t\t.cond_start_idx = 18,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n@@ -329,8 +357,8 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1023,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 15,\n-\t\t.cond_nums = 1 },\n+\t\t.cond_start_idx = 21,\n+\t\t.cond_nums = 3 },\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n \t},\n \t{ /* act_tid: 3, , table: int_flow_counter_tbl.0 */\n@@ -343,7 +371,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 16,\n+\t\t.cond_start_idx = 24,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n@@ -362,7 +390,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 17,\n+\t\t.cond_start_idx = 25,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_IPV4_SRC_PTR_0,\n@@ -381,7 +409,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 18,\n+\t\t.cond_start_idx = 26,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_IPV4_DST_PTR_0,\n@@ -390,7 +418,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t.result_bit_size = 32,\n \t.result_num_fields = 1\n \t},\n-\t{ /* act_tid: 3, , table: int_encap_mac_record.0 */\n+\t{ /* act_tid: 3, , table: int_encap_vlan_record.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_ENCAP_16B,\n \t.resource_sub_type =\n@@ -400,7 +428,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 19,\n+\t\t.cond_start_idx = 27,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_GLB_REGFILE,\n \t.tbl_operand = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n@@ -421,7 +449,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 19,\n+\t\t.cond_start_idx = 27,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n@@ -440,7 +468,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 0,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 20,\n+\t\t.cond_start_idx = 28,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n@@ -455,21 +483,130 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n \t.resource_sub_type =\n \t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_INT_COUNT,\n-\t.direction = TF_DIR_TX,\n+\t.direction = TF_DIR_RX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 21,\n+\t\t.cond_start_idx = 30,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.result_start_idx = 230,\n \t.result_bit_size = 64,\n \t.result_num_fields = 1\n \t},\n-\t{ /* act_tid: 4, , table: int_vtag_encap_record.0 */\n+\t{ /* act_tid: 4, , table: vnic_interface_rss_config.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_VNIC_TABLE,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_VNIC_TABLE_RSS,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 31,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_VNIC_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_RSS_VNIC,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 231,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0\n+\t},\n+\t{ /* act_tid: 4, , table: vnic_interface_queue_config.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_VNIC_TABLE,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_VNIC_TABLE_QUEUE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 32,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_VNIC_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_RSS_VNIC,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 231,\n+\t.result_bit_size = 0,\n+\t.result_num_fields = 0\n+\t},\n+\t{ /* act_tid: 4, , table: int_full_act_record.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_OR,\n+\t\t.cond_start_idx = 33,\n+\t\t.cond_nums = 2 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 231,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 26,\n+\t.encap_num_fields = 0\n+\t},\n+\t{ /* act_tid: 4, , table: int_full_act_record.1 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 0,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 35,\n+\t\t.cond_nums = 0 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n+\t.result_start_idx = 257,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 26,\n+\t.encap_num_fields = 0\n+\t},\n+\t{ /* act_tid: 5, , table: control.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_RX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1023,\n+\t\t.cond_false_goto = 0,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 35,\n+\t\t.cond_nums = 0 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n+\t{ /* act_tid: 6, , table: int_flow_counter_tbl.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_INT_COUNT,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 35,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 283,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 1\n+\t},\n+\t{ /* act_tid: 6, , table: int_vtag_encap_record.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_ENCAP_16B,\n \t.resource_sub_type =\n@@ -479,18 +616,18 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 22,\n+\t\t.cond_start_idx = 36,\n \t\t.cond_nums = 2 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_ENCAP_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.record_size = 8,\n-\t.result_start_idx = 231,\n+\t.result_start_idx = 284,\n \t.result_bit_size = 0,\n \t.result_num_fields = 0,\n \t.encap_num_fields = 11\n \t},\n-\t{ /* act_tid: 4, , table: int_full_act_record.0 */\n+\t{ /* act_tid: 6, , table: int_full_act_record.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.resource_sub_type =\n@@ -500,16 +637,16 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 24,\n+\t\t.cond_start_idx = 38,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 242,\n+\t.result_start_idx = 295,\n \t.result_bit_size = 128,\n \t.result_num_fields = 26\n \t},\n-\t{ /* act_tid: 4, , table: ext_full_act_record.no_tag */\n+\t{ /* act_tid: 6, , table: ext_full_act_record.no_tag */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_EXT,\n \t.resource_sub_type =\n@@ -519,17 +656,17 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 25,\n+\t\t.cond_start_idx = 39,\n \t\t.cond_nums = 2 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 268,\n+\t.result_start_idx = 321,\n \t.result_bit_size = 128,\n \t.result_num_fields = 26,\n \t.encap_num_fields = 11\n \t},\n-\t{ /* act_tid: 4, , table: ext_full_act_record.one_tag */\n+\t{ /* act_tid: 6, , table: ext_full_act_record.one_tag */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_EXT,\n \t.resource_sub_type =\n@@ -539,28 +676,28 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 0,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 27,\n+\t\t.cond_start_idx = 41,\n \t\t.cond_nums = 2 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 305,\n+\t.result_start_idx = 358,\n \t.result_bit_size = 128,\n \t.result_num_fields = 26,\n \t.encap_num_fields = 11\n \t},\n-\t{ /* act_tid: 5, , table: control.0 */\n+\t{ /* act_tid: 7, , table: control.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n \t.direction = TF_DIR_TX,\n \t.execute_info = {\n \t\t.cond_true_goto  = 1023,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 29,\n-\t\t.cond_nums = 1 },\n+\t\t.cond_start_idx = 46,\n+\t\t.cond_nums = 3 },\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n \t},\n-\t{ /* act_tid: 5, , table: int_flow_counter_tbl.0 */\n+\t{ /* act_tid: 7, , table: int_flow_counter_tbl.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n \t.resource_sub_type =\n@@ -570,16 +707,16 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 30,\n+\t\t.cond_start_idx = 49,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 342,\n+\t.result_start_idx = 395,\n \t.result_bit_size = 64,\n \t.result_num_fields = 1\n \t},\n-\t{ /* act_tid: 5, , table: act_modify_ipv4_src.0 */\n+\t{ /* act_tid: 7, , table: act_modify_ipv4_src.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n \t.resource_sub_type =\n@@ -589,16 +726,16 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 31,\n+\t\t.cond_start_idx = 50,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_IPV4_SRC_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 343,\n+\t.result_start_idx = 396,\n \t.result_bit_size = 32,\n \t.result_num_fields = 1\n \t},\n-\t{ /* act_tid: 5, , table: act_modify_ipv4_dst.0 */\n+\t{ /* act_tid: 7, , table: act_modify_ipv4_dst.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_MODIFY_IPV4,\n \t.resource_sub_type =\n@@ -608,16 +745,16 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 32,\n+\t\t.cond_start_idx = 51,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MODIFY_IPV4_DST_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 344,\n+\t.result_start_idx = 397,\n \t.result_bit_size = 32,\n \t.result_num_fields = 1\n \t},\n-\t{ /* act_tid: 5, , table: int_encap_mac_record.dummy */\n+\t{ /* act_tid: 7, , table: int_encap_vlan_record.dummy */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_ENCAP_16B,\n \t.resource_sub_type =\n@@ -627,18 +764,18 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n-\t\t.cond_start_idx = 33,\n+\t\t.cond_start_idx = 52,\n \t\t.cond_nums = 0 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_WR_GLB_REGFILE,\n \t.tbl_operand = BNXT_ULP_GLB_RF_IDX_ENCAP_MAC_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP,\n \t.record_size = 16,\n-\t.result_start_idx = 345,\n+\t.result_start_idx = 398,\n \t.result_bit_size = 0,\n \t.result_num_fields = 0,\n \t.encap_num_fields = 11\n \t},\n-\t{ /* act_tid: 5, , table: int_full_act_record.0 */\n+\t{ /* act_tid: 7, , table: int_full_act_record.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.resource_sub_type =\n@@ -648,16 +785,16 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 33,\n+\t\t.cond_start_idx = 52,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 356,\n+\t.result_start_idx = 409,\n \t.result_bit_size = 128,\n \t.result_num_fields = 26\n \t},\n-\t{ /* act_tid: 5, , table: ext_full_act_record.0 */\n+\t{ /* act_tid: 7, , table: ext_full_act_record.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_EXT,\n \t.resource_sub_type =\n@@ -667,17 +804,17 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 0,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 34,\n+\t\t.cond_start_idx = 53,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 382,\n+\t.result_start_idx = 435,\n \t.result_bit_size = 128,\n \t.result_num_fields = 26,\n \t.encap_num_fields = 11\n \t},\n-\t{ /* act_tid: 6, , table: int_flow_counter_tbl.0 */\n+\t{ /* act_tid: 8, , table: int_flow_counter_tbl.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n \t.resource_sub_type =\n@@ -687,16 +824,16 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 35,\n+\t\t.cond_start_idx = 57,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 419,\n+\t.result_start_idx = 472,\n \t.result_bit_size = 64,\n \t.result_num_fields = 1\n \t},\n-\t{ /* act_tid: 6, , table: sp_smac_ipv4.0 */\n+\t{ /* act_tid: 8, , table: sp_smac_ipv4.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_SP_SMAC_IPV4,\n \t.resource_sub_type =\n@@ -706,18 +843,18 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 36,\n+\t\t.cond_start_idx = 58,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_SP_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.record_size = 16,\n-\t.result_start_idx = 420,\n+\t.result_start_idx = 473,\n \t.result_bit_size = 0,\n \t.result_num_fields = 0,\n \t.encap_num_fields = 2\n \t},\n-\t{ /* act_tid: 6, , table: sp_smac_ipv6.0 */\n+\t{ /* act_tid: 8, , table: sp_smac_ipv6.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_SP_SMAC_IPV6,\n \t.resource_sub_type =\n@@ -727,18 +864,18 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 37,\n+\t\t.cond_start_idx = 59,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_SP_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.record_size = 24,\n-\t.result_start_idx = 422,\n+\t.result_start_idx = 475,\n \t.result_bit_size = 0,\n \t.result_num_fields = 0,\n \t.encap_num_fields = 2\n \t},\n-\t{ /* act_tid: 6, , table: int_tun_encap_record.0 */\n+\t{ /* act_tid: 8, , table: int_tun_encap_record.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_ACT_ENCAP_64B,\n \t.resource_sub_type =\n@@ -748,18 +885,18 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 38,\n+\t\t.cond_start_idx = 60,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_ENCAP_PTR_0,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.record_size = 64,\n-\t.result_start_idx = 424,\n+\t.result_start_idx = 477,\n \t.result_bit_size = 0,\n \t.result_num_fields = 0,\n \t.encap_num_fields = 30\n \t},\n-\t{ /* act_tid: 6, , table: int_full_act_record.0 */\n+\t{ /* act_tid: 8, , table: int_full_act_record.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n \t.resource_sub_type =\n@@ -769,16 +906,16 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 1,\n \t\t.cond_false_goto = 1,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 39,\n+\t\t.cond_start_idx = 61,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 454,\n+\t.result_start_idx = 507,\n \t.result_bit_size = 128,\n \t.result_num_fields = 26\n \t},\n-\t{ /* act_tid: 6, , table: ext_full_act_record_vxlan.0 */\n+\t{ /* act_tid: 8, , table: ext_full_act_record_vxlan.0 */\n \t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n \t.resource_type = TF_TBL_TYPE_EXT,\n \t.resource_sub_type =\n@@ -788,15 +925,64 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_act_tbl_list[] = {\n \t\t.cond_true_goto  = 0,\n \t\t.cond_false_goto = 0,\n \t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n-\t\t.cond_start_idx = 40,\n+\t\t.cond_start_idx = 62,\n \t\t.cond_nums = 1 },\n \t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n \t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.result_start_idx = 480,\n+\t.result_start_idx = 533,\n \t.result_bit_size = 128,\n \t.result_num_fields = 26,\n \t.encap_num_fields = 30\n+\t},\n+\t{ /* act_tid: 9, , table: control.reject */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_CTRL_TABLE,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1023,\n+\t\t.cond_false_goto = 1023,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_TRUE,\n+\t\t.cond_start_idx = 63,\n+\t\t.cond_nums = 0 },\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_NOP\n+\t},\n+\t{ /* act_tid: 9, , table: int_flow_counter_tbl.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_ACT_STATS_64,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_INT_COUNT,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 1,\n+\t\t.cond_false_goto = 1,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 63,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 589,\n+\t.result_bit_size = 64,\n+\t.result_num_fields = 1\n+\t},\n+\t{ /* act_tid: 9, , table: int_full_act_record.0 */\n+\t.resource_func = BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE,\n+\t.resource_type = TF_TBL_TYPE_FULL_ACT_RECORD,\n+\t.resource_sub_type =\n+\t\tBNXT_ULP_RESOURCE_SUB_TYPE_INDEX_TABLE_NORMAL,\n+\t.direction = TF_DIR_TX,\n+\t.execute_info = {\n+\t\t.cond_true_goto  = 0,\n+\t\t.cond_false_goto = 0,\n+\t\t.cond_list_opcode = BNXT_ULP_COND_LIST_OPC_AND,\n+\t\t.cond_start_idx = 64,\n+\t\t.cond_nums = 1 },\n+\t.tbl_opcode = BNXT_ULP_INDEX_TBL_OPC_ALLOC_WR_REGFILE,\n+\t.tbl_operand = BNXT_ULP_RF_IDX_MAIN_ACTION_PTR,\n+\t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n+\t.result_start_idx = 590,\n+\t.result_bit_size = 128,\n+\t.result_num_fields = 26\n \t}\n };\n \n@@ -838,6 +1024,18 @@ struct bnxt_ulp_mapper_cond_info ulp_wh_plus_act_cond_list[] = {\n \t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n \t.cond_operand = BNXT_ULP_ACT_BIT_SET_VLAN_PCP\n \t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_DST\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_SRC\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_METER\n+\t},\n \t/* cond_execute: act_tid: 1, shared_mirror_record.rd */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n@@ -866,10 +1064,31 @@ struct bnxt_ulp_mapper_cond_info ulp_wh_plus_act_cond_list[] = {\n \t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n \t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n \t},\n+\t/* cond_reject: wh_plus, act_tid: 3 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_DST\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_SRC\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n+\t},\n \t/* cond_execute: act_tid: 3, control.0 */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n-\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_IPV4_DST\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_TP_DST\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_NOT_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_TP_SRC\n \t},\n \t/* cond_execute: act_tid: 3, int_flow_counter_tbl.0 */\n \t{\n@@ -894,12 +1113,41 @@ struct bnxt_ulp_mapper_cond_info ulp_wh_plus_act_cond_list[] = {\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_EXT_MEM_IS_SET,\n \t},\n-\t/* cond_execute: act_tid: 4, int_flow_counter_tbl.0 */\n+\t/* cond_reject: wh_plus, act_tid: 4 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n-\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n+\t},\n+\t/* cond_execute: act_tid: 4, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t},\n+\t/* cond_execute: act_tid: 4, vnic_interface_rss_config.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_RSS\n+\t},\n+\t/* cond_execute: act_tid: 4, vnic_interface_queue_config.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_QUEUE\n+\t},\n+\t/* cond_execute: act_tid: 4, int_full_act_record.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_QUEUE\n \t},\n-\t/* cond_execute: act_tid: 4, int_vtag_encap_record.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_RSS\n+\t},\n+\t/* cond_execute: act_tid: 6, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t},\n+\t/* cond_execute: act_tid: 6, int_vtag_encap_record.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_EXT_MEM_NOT_SET,\n \t},\n@@ -907,11 +1155,11 @@ struct bnxt_ulp_mapper_cond_info ulp_wh_plus_act_cond_list[] = {\n \t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n \t.cond_operand = BNXT_ULP_ACT_BIT_PUSH_VLAN\n \t},\n-\t/* cond_execute: act_tid: 4, int_full_act_record.0 */\n+\t/* cond_execute: act_tid: 6, int_full_act_record.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_EXT_MEM_NOT_SET,\n \t},\n-\t/* cond_execute: act_tid: 4, ext_full_act_record.no_tag */\n+\t/* cond_execute: act_tid: 6, ext_full_act_record.no_tag */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_EXT_MEM_IS_SET,\n \t},\n@@ -919,7 +1167,7 @@ struct bnxt_ulp_mapper_cond_info ulp_wh_plus_act_cond_list[] = {\n \t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_NOT_SET,\n \t.cond_operand = BNXT_ULP_ACT_BIT_PUSH_VLAN\n \t},\n-\t/* cond_execute: act_tid: 4, ext_full_act_record.one_tag */\n+\t/* cond_execute: act_tid: 6, ext_full_act_record.one_tag */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_EXT_MEM_IS_SET,\n \t},\n@@ -927,60 +1175,103 @@ struct bnxt_ulp_mapper_cond_info ulp_wh_plus_act_cond_list[] = {\n \t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n \t.cond_operand = BNXT_ULP_ACT_BIT_PUSH_VLAN\n \t},\n-\t/* cond_execute: act_tid: 5, control.0 */\n+\t/* cond_reject: wh_plus, act_tid: 7 */\n \t{\n-\t.cond_opcode = BNXT_ULP_COND_OPC_RF_IS_SET,\n-\t.cond_operand = BNXT_ULP_RF_IDX_GENERIC_TBL_MISS\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_DST\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_SRC\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n+\t},\n+\t/* cond_execute: act_tid: 7, control.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_IPV4_DST\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_TP_DST\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_NOT_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_TP_SRC\n \t},\n-\t/* cond_execute: act_tid: 5, int_flow_counter_tbl.0 */\n+\t/* cond_execute: act_tid: 7, int_flow_counter_tbl.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n \t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n \t},\n-\t/* cond_execute: act_tid: 5, act_modify_ipv4_src.0 */\n+\t/* cond_execute: act_tid: 7, act_modify_ipv4_src.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n \t.cond_operand = BNXT_ULP_ACT_BIT_SET_IPV4_SRC\n \t},\n-\t/* cond_execute: act_tid: 5, act_modify_ipv4_dst.0 */\n+\t/* cond_execute: act_tid: 7, act_modify_ipv4_dst.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n \t.cond_operand = BNXT_ULP_ACT_BIT_SET_IPV4_DST\n \t},\n-\t/* cond_execute: act_tid: 5, int_full_act_record.0 */\n+\t/* cond_execute: act_tid: 7, int_full_act_record.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_EXT_MEM_NOT_SET,\n \t},\n-\t/* cond_execute: act_tid: 5, ext_full_act_record.0 */\n+\t/* cond_execute: act_tid: 7, ext_full_act_record.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_EXT_MEM_IS_SET,\n \t},\n-\t/* cond_execute: act_tid: 6, int_flow_counter_tbl.0 */\n+\t/* cond_reject: wh_plus, act_tid: 8 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_DST\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SET_MAC_SRC\n+\t},\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_SHARED_SAMPLE\n+\t},\n+\t/* cond_execute: act_tid: 8, int_flow_counter_tbl.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n \t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n \t},\n-\t/* cond_execute: act_tid: 6, sp_smac_ipv4.0 */\n+\t/* cond_execute: act_tid: 8, sp_smac_ipv4.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_CF_IS_SET,\n \t.cond_operand = BNXT_ULP_CF_IDX_ACT_ENCAP_IPV4_FLAG\n \t},\n-\t/* cond_execute: act_tid: 6, sp_smac_ipv6.0 */\n+\t/* cond_execute: act_tid: 8, sp_smac_ipv6.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_CF_IS_SET,\n \t.cond_operand = BNXT_ULP_CF_IDX_ACT_ENCAP_IPV6_FLAG\n \t},\n-\t/* cond_execute: act_tid: 6, int_tun_encap_record.0 */\n+\t/* cond_execute: act_tid: 8, int_tun_encap_record.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_EXT_MEM_NOT_SET,\n \t},\n-\t/* cond_execute: act_tid: 6, int_full_act_record.0 */\n+\t/* cond_execute: act_tid: 8, int_full_act_record.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_EXT_MEM_NOT_SET,\n \t},\n-\t/* cond_execute: act_tid: 6, ext_full_act_record_vxlan.0 */\n+\t/* cond_execute: act_tid: 8, ext_full_act_record_vxlan.0 */\n \t{\n \t.cond_opcode = BNXT_ULP_COND_OPC_EXT_MEM_IS_SET,\n+\t},\n+\t/* cond_execute: act_tid: 9, int_flow_counter_tbl.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_ACT_BIT_IS_SET,\n+\t.cond_operand = BNXT_ULP_ACT_BIT_COUNT\n+\t},\n+\t/* cond_execute: act_tid: 9, int_full_act_record.0 */\n+\t{\n+\t.cond_opcode = BNXT_ULP_COND_OPC_EXT_MEM_NOT_SET,\n \t}\n };\n \n@@ -2252,7 +2543,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t(BNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST >> 8) & 0xff,\n \tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST & 0xff}\n \t},\n-\t/* act_tid: 3, , table: int_encap_mac_record.0 */\n+\t/* act_tid: 3, , table: int_encap_vlan_record.0 */\n \t{\n \t.description = \"ecv_valid\",\n \t.field_bit_size = 1,\n@@ -2753,114 +3044,467 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \tULP_WP_SYM_DECAP_FUNC_THRU_L2}\n \t},\n \t{\n-\t.description = \"vnic_or_vport\",\n-\t.field_bit_size = 12,\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n+\t},\n+\t{\n+\t.description = \"pop_vlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meter\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"mirror\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ecv_valid\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t.field_opr1 = {\n+\tULP_WP_SYM_ECV_VALID_YES}\n+\t},\n+\t{\n+\t.description = \"ecv_custom_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ecv_vtag_type\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ecv_l2_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ecv_l3_type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ecv_l4_type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"ecv_tun_type\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"vtag_tpid\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"vtag_pcp\",\n+\t.field_bit_size = 3,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"vtag_de\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"vtag_vid\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* act_tid: 4, , table: int_flow_counter_tbl.0 */\n+\t{\n+\t.description = \"count\",\n+\t.field_bit_size = 64,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* act_tid: 4, , table: vnic_interface_rss_config.0 */\n+\t/* act_tid: 4, , table: vnic_interface_queue_config.0 */\n+\t/* act_tid: 4, , table: int_full_act_record.0 */\n+\t{\n+\t.description = \"flow_cntr_ptr\",\n+\t.field_bit_size = 14,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"age_enable\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"agg_cntr_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rate_cntr_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"flow_cntr_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_COUNT & 0xff}\n+\t},\n+\t{\n+\t.description = \"tcpflags_key\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tcpflags_mir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tcpflags_match\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"encap_ptr\",\n+\t.field_bit_size = 11,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"dst_ip_ptr\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tcp_dst_port\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"src_ip_ptr\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tcp_src_port\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meter_id\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_ttl_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ttl_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_RSS_VNIC >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_RSS_VNIC & 0xff}\n+\t},\n+\t{\n+\t.description = \"pop_vlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meter\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"mirror\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"type\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* act_tid: 4, , table: int_full_act_record.1 */\n+\t{\n+\t.description = \"flow_cntr_ptr\",\n+\t.field_bit_size = 14,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"age_enable\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"agg_cntr_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rate_cntr_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"flow_cntr_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_COUNT & 0xff}\n+\t},\n+\t{\n+\t.description = \"tcpflags_key\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tcpflags_mir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tcpflags_match\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"encap_ptr\",\n+\t.field_bit_size = 11,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"dst_ip_ptr\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tcp_dst_port\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n-\t.field_opr1 = {\n-\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n-\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"pop_vlan\",\n-\t.field_bit_size = 1,\n+\t.description = \"src_ip_ptr\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"meter\",\n-\t.field_bit_size = 1,\n+\t.description = \"tcp_src_port\",\n+\t.field_bit_size = 16,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"mirror\",\n-\t.field_bit_size = 2,\n+\t.description = \"meter_id\",\n+\t.field_bit_size = 10,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"drop\",\n+\t.description = \"l3_rdir\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_valid\",\n+\t.description = \"tl3_rdir\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n-\t.field_opr1 = {\n-\tULP_WP_SYM_ECV_VALID_YES}\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_custom_en\",\n+\t.description = \"l3_ttl_dec\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_vtag_type\",\n-\t.field_bit_size = 4,\n+\t.description = \"tl3_ttl_dec\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_l2_en\",\n-\t.field_bit_size = 1,\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 4,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_l3_type\",\n-\t.field_bit_size = 3,\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 12,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_VNIC >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VNIC & 0xff}\n \t},\n \t{\n-\t.description = \"ecv_l4_type\",\n-\t.field_bit_size = 3,\n+\t.description = \"pop_vlan\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"ecv_tun_type\",\n-\t.field_bit_size = 3,\n+\t.description = \"meter\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vtag_tpid\",\n-\t.field_bit_size = 16,\n+\t.description = \"mirror\",\n+\t.field_bit_size = 2,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vtag_pcp\",\n-\t.field_bit_size = 3,\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vtag_de\",\n+\t.description = \"hit\",\n \t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n \t{\n-\t.description = \"vtag_vid\",\n-\t.field_bit_size = 12,\n+\t.description = \"type\",\n+\t.field_bit_size = 1,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 4, , table: int_flow_counter_tbl.0 */\n+\t/* act_tid: 6, , table: int_flow_counter_tbl.0 */\n \t{\n \t.description = \"count\",\n \t.field_bit_size = 64,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 4, , table: int_vtag_encap_record.0 */\n+\t/* act_tid: 6, , table: int_vtag_encap_record.0 */\n \t{\n \t.description = \"ecv_valid\",\n \t.field_bit_size = 1,\n@@ -2940,7 +3584,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t(BNXT_ULP_ACT_PROP_IDX_SET_VLAN_VID >> 8) & 0xff,\n \tBNXT_ULP_ACT_PROP_IDX_SET_VLAN_VID & 0xff}\n \t},\n-\t/* act_tid: 4, , table: int_full_act_record.0 */\n+\t/* act_tid: 6, , table: int_full_act_record.0 */\n \t{\n \t.description = \"flow_cntr_ptr\",\n \t.field_bit_size = 14,\n@@ -3130,7 +3774,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 4, , table: ext_full_act_record.no_tag */\n+\t/* act_tid: 6, , table: ext_full_act_record.no_tag */\n \t{\n \t.description = \"flow_cntr_ptr\",\n \t.field_bit_size = 14,\n@@ -3385,7 +4029,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 4, , table: ext_full_act_record.one_tag */\n+\t/* act_tid: 6, , table: ext_full_act_record.one_tag */\n \t{\n \t.description = \"flow_cntr_ptr\",\n \t.field_bit_size = 14,\n@@ -3660,14 +4304,14 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t(BNXT_ULP_ACT_PROP_IDX_SET_VLAN_VID >> 8) & 0xff,\n \tBNXT_ULP_ACT_PROP_IDX_SET_VLAN_VID & 0xff}\n \t},\n-\t/* act_tid: 5, , table: int_flow_counter_tbl.0 */\n+\t/* act_tid: 7, , table: int_flow_counter_tbl.0 */\n \t{\n \t.description = \"count\",\n \t.field_bit_size = 64,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 5, , table: act_modify_ipv4_src.0 */\n+\t/* act_tid: 7, , table: act_modify_ipv4_src.0 */\n \t{\n \t.description = \"ipv4_addr\",\n \t.field_bit_size = 32,\n@@ -3677,7 +4321,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t(BNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC >> 8) & 0xff,\n \tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_SRC & 0xff}\n \t},\n-\t/* act_tid: 5, , table: act_modify_ipv4_dst.0 */\n+\t/* act_tid: 7, , table: act_modify_ipv4_dst.0 */\n \t{\n \t.description = \"ipv4_addr\",\n \t.field_bit_size = 32,\n@@ -3687,7 +4331,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t(BNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST >> 8) & 0xff,\n \tBNXT_ULP_ACT_PROP_IDX_SET_IPV4_DST & 0xff}\n \t},\n-\t/* act_tid: 5, , table: int_encap_mac_record.dummy */\n+\t/* act_tid: 7, , table: int_encap_vlan_record.dummy */\n \t{\n \t.description = \"ecv_valid\",\n \t.field_bit_size = 1,\n@@ -3758,7 +4402,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 5, , table: int_full_act_record.0 */\n+\t/* act_tid: 7, , table: int_full_act_record.0 */\n \t{\n \t.description = \"flow_cntr_ptr\",\n \t.field_bit_size = 14,\n@@ -3988,7 +4632,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 5, , table: ext_full_act_record.0 */\n+\t/* act_tid: 7, , table: ext_full_act_record.0 */\n \t{\n \t.description = \"flow_cntr_ptr\",\n \t.field_bit_size = 14,\n@@ -4288,14 +4932,14 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 6, , table: int_flow_counter_tbl.0 */\n+\t/* act_tid: 8, , table: int_flow_counter_tbl.0 */\n \t{\n \t.description = \"count\",\n \t.field_bit_size = 64,\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 6, , table: sp_smac_ipv4.0 */\n+\t/* act_tid: 8, , table: sp_smac_ipv4.0 */\n \t{\n \t.description = \"smac\",\n \t.field_bit_size = 48,\n@@ -4314,7 +4958,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t(BNXT_ULP_ENC_FIELD_IPV4_SADDR >> 8) & 0xff,\n \tBNXT_ULP_ENC_FIELD_IPV4_SADDR & 0xff}\n \t},\n-\t/* act_tid: 6, , table: sp_smac_ipv6.0 */\n+\t/* act_tid: 8, , table: sp_smac_ipv6.0 */\n \t{\n \t.description = \"smac\",\n \t.field_bit_size = 48,\n@@ -4333,7 +4977,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t(BNXT_ULP_ENC_FIELD_IPV6_SADDR >> 8) & 0xff,\n \tBNXT_ULP_ENC_FIELD_IPV6_SADDR & 0xff}\n \t},\n-\t/* act_tid: 6, , table: int_tun_encap_record.0 */\n+\t/* act_tid: 8, , table: int_tun_encap_record.0 */\n \t{\n \t.description = \"ecv_valid\",\n \t.field_bit_size = 1,\n@@ -4836,7 +5480,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \tBNXT_ULP_ENC_FIELD_VXLAN_RSVD1 & 0xff},\n \t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n \t},\n-\t/* act_tid: 6, , table: int_full_act_record.0 */\n+\t/* act_tid: 8, , table: int_full_act_record.0 */\n \t{\n \t.description = \"flow_cntr_ptr\",\n \t.field_bit_size = 14,\n@@ -5011,7 +5655,7 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t},\n-\t/* act_tid: 6, , table: ext_full_act_record_vxlan.0 */\n+\t/* act_tid: 8, , table: ext_full_act_record_vxlan.0 */\n \t{\n \t.description = \"flow_cntr_ptr\",\n \t.field_bit_size = 14,\n@@ -5684,6 +6328,185 @@ struct bnxt_ulp_mapper_field_info ulp_wh_plus_act_result_field_list[] = {\n \t(BNXT_ULP_ENC_FIELD_VXLAN_RSVD1 >> 8) & 0xff,\n \tBNXT_ULP_ENC_FIELD_VXLAN_RSVD1 & 0xff},\n \t.field_src3 = BNXT_ULP_FIELD_SRC_SKIP\n+\t},\n+\t/* act_tid: 9, , table: int_flow_counter_tbl.0 */\n+\t{\n+\t.description = \"count\",\n+\t.field_bit_size = 64,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t/* act_tid: 9, , table: int_full_act_record.0 */\n+\t{\n+\t.description = \"flow_cntr_ptr\",\n+\t.field_bit_size = 14,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_RF,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 >> 8) & 0xff,\n+\tBNXT_ULP_RF_IDX_FLOW_CNTR_PTR_0 & 0xff}\n+\t},\n+\t{\n+\t.description = \"age_enable\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"agg_cntr_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"rate_cntr_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"flow_cntr_en\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_BIT,\n+\t.field_opr1 = {\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 56) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 48) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 40) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 32) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 24) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 16) & 0xff,\n+\t((uint64_t)BNXT_ULP_ACT_BIT_COUNT >> 8) & 0xff,\n+\t(uint64_t)BNXT_ULP_ACT_BIT_COUNT & 0xff}\n+\t},\n+\t{\n+\t.description = \"tcpflags_key\",\n+\t.field_bit_size = 8,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tcpflags_mir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tcpflags_match\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"encap_ptr\",\n+\t.field_bit_size = 11,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"dst_ip_ptr\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tcp_dst_port\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"src_ip_ptr\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tcp_src_port\",\n+\t.field_bit_size = 16,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meter_id\",\n+\t.field_bit_size = 10,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_rdir\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"l3_ttl_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"tl3_ttl_dec\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"decap_func\",\n+\t.field_bit_size = 4,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"vnic_or_vport\",\n+\t.field_bit_size = 12,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ACT_PROP,\n+\t.field_opr1 = {\n+\t(BNXT_ULP_ACT_PROP_IDX_VPORT >> 8) & 0xff,\n+\tBNXT_ULP_ACT_PROP_IDX_VPORT & 0xff}\n+\t},\n+\t{\n+\t.description = \"pop_vlan\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"meter\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"mirror\",\n+\t.field_bit_size = 2,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"drop\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"hit\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t},\n+\t{\n+\t.description = \"type\",\n+\t.field_bit_size = 1,\n+\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n \t}\n };\n \ndiff --git a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_wh_plus_class.c b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_wh_plus_class.c\nindex d1c3ebe065..9dd9821419 100644\n--- a/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_wh_plus_class.c\n+++ b/drivers/net/bnxt/tf_ulp/generic_templates/ulp_template_db_wh_plus_class.c\n@@ -1,10 +1,8 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n-/* date: Fri Oct  8 11:41:10 2021 */\n-\n #include \"ulp_template_db_enum.h\"\n #include \"ulp_template_db_field.h\"\n #include \"ulp_template_struct.h\"\n@@ -102,9 +100,9 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.key_start_idx = 1,\n-\t.blob_key_bit_size = 73,\n-\t.key_bit_size = 73,\n-\t.key_num_fields = 5,\n+\t.blob_key_bit_size = 89,\n+\t.key_bit_size = 89,\n+\t.key_num_fields = 6,\n \t.ident_start_idx = 1,\n \t.ident_nums = 1\n \t},\n@@ -136,7 +134,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n \t.pri_operand = 0,\n-\t.key_start_idx = 6,\n+\t.key_start_idx = 7,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -160,10 +158,10 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 19,\n-\t.blob_key_bit_size = 73,\n-\t.key_bit_size = 73,\n-\t.key_num_fields = 5,\n+\t.key_start_idx = 20,\n+\t.blob_key_bit_size = 89,\n+\t.key_bit_size = 89,\n+\t.key_num_fields = 6,\n \t.result_start_idx = 13,\n \t.result_bit_size = 62,\n \t.result_num_fields = 4\n@@ -183,7 +181,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 24,\n+\t.key_start_idx = 26,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -236,7 +234,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 27,\n+\t.key_start_idx = 29,\n \t.blob_key_bit_size = 81,\n \t.key_bit_size = 81,\n \t.key_num_fields = 43,\n@@ -262,7 +260,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 70,\n+\t.key_start_idx = 72,\n \t.blob_key_bit_size = 81,\n \t.key_bit_size = 81,\n \t.key_num_fields = 43,\n@@ -288,7 +286,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 113,\n+\t.key_start_idx = 115,\n \t.blob_key_bit_size = 81,\n \t.key_bit_size = 81,\n \t.key_num_fields = 43,\n@@ -313,7 +311,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 156,\n+\t.key_start_idx = 158,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -334,7 +332,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 159,\n+\t.key_start_idx = 161,\n \t.blob_key_bit_size = 176,\n \t.key_bit_size = 176,\n \t.key_num_fields = 10,\n@@ -355,7 +353,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 169,\n+\t.key_start_idx = 171,\n \t.blob_key_bit_size = 448,\n \t.key_bit_size = 448,\n \t.key_num_fields = 10,\n@@ -376,7 +374,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 179,\n+\t.key_start_idx = 181,\n \t.blob_key_bit_size = 416,\n \t.key_bit_size = 416,\n \t.key_num_fields = 11,\n@@ -397,7 +395,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 190,\n+\t.key_start_idx = 192,\n \t.blob_key_bit_size = 448,\n \t.key_bit_size = 448,\n \t.key_num_fields = 11,\n@@ -418,7 +416,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 201,\n+\t.key_start_idx = 203,\n \t.blob_key_bit_size = 200,\n \t.key_bit_size = 200,\n \t.key_num_fields = 11,\n@@ -439,7 +437,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 212,\n+\t.key_start_idx = 214,\n \t.blob_key_bit_size = 448,\n \t.key_bit_size = 448,\n \t.key_num_fields = 11,\n@@ -461,9 +459,9 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 223,\n-\t.blob_key_bit_size = 16,\n-\t.key_bit_size = 16,\n+\t.key_start_idx = 225,\n+\t.blob_key_bit_size = 19,\n+\t.key_bit_size = 19,\n \t.key_num_fields = 2,\n \t.ident_start_idx = 9,\n \t.ident_nums = 1\n@@ -496,7 +494,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n \t.pri_operand = 0,\n-\t.key_start_idx = 225,\n+\t.key_start_idx = 227,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -520,9 +518,9 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 238,\n-\t.blob_key_bit_size = 16,\n-\t.key_bit_size = 16,\n+\t.key_start_idx = 240,\n+\t.blob_key_bit_size = 19,\n+\t.key_bit_size = 19,\n \t.key_num_fields = 2,\n \t.result_start_idx = 140,\n \t.result_bit_size = 52,\n@@ -553,10 +551,10 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 240,\n-\t.blob_key_bit_size = 73,\n-\t.key_bit_size = 73,\n-\t.key_num_fields = 5,\n+\t.key_start_idx = 242,\n+\t.blob_key_bit_size = 89,\n+\t.key_bit_size = 89,\n+\t.key_num_fields = 6,\n \t.ident_start_idx = 11,\n \t.ident_nums = 1\n \t},\n@@ -588,7 +586,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n \t.pri_operand = 0,\n-\t.key_start_idx = 245,\n+\t.key_start_idx = 248,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -612,10 +610,10 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 258,\n-\t.blob_key_bit_size = 73,\n-\t.key_bit_size = 73,\n-\t.key_num_fields = 5,\n+\t.key_start_idx = 261,\n+\t.blob_key_bit_size = 89,\n+\t.key_bit_size = 89,\n+\t.key_num_fields = 6,\n \t.result_start_idx = 156,\n \t.result_bit_size = 62,\n \t.result_num_fields = 4\n@@ -635,7 +633,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 263,\n+\t.key_start_idx = 267,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -672,7 +670,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.pri_operand = 1,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 266,\n+\t.key_start_idx = 270,\n \t.blob_key_bit_size = 81,\n \t.key_bit_size = 81,\n \t.key_num_fields = 43,\n@@ -695,7 +693,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 309,\n+\t.key_start_idx = 313,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -716,7 +714,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 312,\n+\t.key_start_idx = 316,\n \t.blob_key_bit_size = 112,\n \t.key_bit_size = 112,\n \t.key_num_fields = 8,\n@@ -737,7 +735,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 320,\n+\t.key_start_idx = 324,\n \t.blob_key_bit_size = 448,\n \t.key_bit_size = 448,\n \t.key_num_fields = 8,\n@@ -759,7 +757,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 328,\n+\t.key_start_idx = 332,\n \t.blob_key_bit_size = 8,\n \t.key_bit_size = 8,\n \t.key_num_fields = 1,\n@@ -780,10 +778,10 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 329,\n-\t.blob_key_bit_size = 73,\n-\t.key_bit_size = 73,\n-\t.key_num_fields = 5,\n+\t.key_start_idx = 333,\n+\t.blob_key_bit_size = 89,\n+\t.key_bit_size = 89,\n+\t.key_num_fields = 6,\n \t.ident_start_idx = 16,\n \t.ident_nums = 1\n \t},\n@@ -815,7 +813,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n \t.pri_operand = 0,\n-\t.key_start_idx = 334,\n+\t.key_start_idx = 339,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -839,10 +837,10 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_HASH,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 347,\n-\t.blob_key_bit_size = 73,\n-\t.key_bit_size = 73,\n-\t.key_num_fields = 5,\n+\t.key_start_idx = 352,\n+\t.blob_key_bit_size = 89,\n+\t.key_bit_size = 89,\n+\t.key_num_fields = 6,\n \t.result_start_idx = 213,\n \t.result_bit_size = 62,\n \t.result_num_fields = 4\n@@ -861,7 +859,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 352,\n+\t.key_start_idx = 358,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -914,7 +912,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 355,\n+\t.key_start_idx = 361,\n \t.blob_key_bit_size = 81,\n \t.key_bit_size = 81,\n \t.key_num_fields = 43,\n@@ -940,7 +938,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 398,\n+\t.key_start_idx = 404,\n \t.blob_key_bit_size = 81,\n \t.key_bit_size = 81,\n \t.key_num_fields = 43,\n@@ -964,7 +962,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 441,\n+\t.key_start_idx = 447,\n \t.blob_key_bit_size = 14,\n \t.key_bit_size = 14,\n \t.key_num_fields = 3,\n@@ -985,7 +983,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 444,\n+\t.key_start_idx = 450,\n \t.blob_key_bit_size = 176,\n \t.key_bit_size = 176,\n \t.key_num_fields = 10,\n@@ -1006,7 +1004,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 454,\n+\t.key_start_idx = 460,\n \t.blob_key_bit_size = 448,\n \t.key_bit_size = 448,\n \t.key_num_fields = 10,\n@@ -1027,7 +1025,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 464,\n+\t.key_start_idx = 470,\n \t.blob_key_bit_size = 416,\n \t.key_bit_size = 416,\n \t.key_num_fields = 11,\n@@ -1048,7 +1046,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_PUSH_IF_MARK_ACTION,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_YES,\n-\t.key_start_idx = 475,\n+\t.key_start_idx = 481,\n \t.blob_key_bit_size = 448,\n \t.key_bit_size = 448,\n \t.key_num_fields = 11,\n@@ -1090,7 +1088,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 486,\n+\t.key_start_idx = 492,\n \t.blob_key_bit_size = 8,\n \t.key_bit_size = 8,\n \t.key_num_fields = 1,\n@@ -1127,7 +1125,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 487,\n+\t.key_start_idx = 493,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -1151,7 +1149,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 500,\n+\t.key_start_idx = 506,\n \t.blob_key_bit_size = 8,\n \t.key_bit_size = 8,\n \t.key_num_fields = 1,\n@@ -1256,7 +1254,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 501,\n+\t.key_start_idx = 507,\n \t.blob_key_bit_size = 8,\n \t.key_bit_size = 8,\n \t.key_num_fields = 1,\n@@ -1291,7 +1289,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n \t.pri_operand = 0,\n-\t.key_start_idx = 502,\n+\t.key_start_idx = 508,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -1315,7 +1313,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 515,\n+\t.key_start_idx = 521,\n \t.blob_key_bit_size = 8,\n \t.key_bit_size = 8,\n \t.key_num_fields = 1,\n@@ -1337,7 +1335,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 516,\n+\t.key_start_idx = 522,\n \t.blob_key_bit_size = 8,\n \t.key_bit_size = 8,\n \t.key_num_fields = 1,\n@@ -1372,7 +1370,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 517,\n+\t.key_start_idx = 523,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -1396,7 +1394,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 530,\n+\t.key_start_idx = 536,\n \t.blob_key_bit_size = 8,\n \t.key_bit_size = 8,\n \t.key_num_fields = 1,\n@@ -1511,7 +1509,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 531,\n+\t.key_start_idx = 537,\n \t.blob_key_bit_size = 8,\n \t.key_bit_size = 8,\n \t.key_num_fields = 1,\n@@ -1546,7 +1544,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n \t.pri_operand = 0,\n-\t.key_start_idx = 532,\n+\t.key_start_idx = 538,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -1570,7 +1568,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 545,\n+\t.key_start_idx = 551,\n \t.blob_key_bit_size = 8,\n \t.key_bit_size = 8,\n \t.key_num_fields = 1,\n@@ -1667,7 +1665,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 546,\n+\t.key_start_idx = 552,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -1691,7 +1689,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_READ,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 559,\n+\t.key_start_idx = 565,\n \t.blob_key_bit_size = 8,\n \t.key_bit_size = 8,\n \t.key_num_fields = 1,\n@@ -1726,7 +1724,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.fdb_operand = BNXT_ULP_RF_IDX_RID,\n \t.pri_opcode  = BNXT_ULP_PRI_OPC_CONST,\n \t.pri_operand = 0,\n-\t.key_start_idx = 560,\n+\t.key_start_idx = 566,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -1750,7 +1748,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.tbl_opcode = BNXT_ULP_GENERIC_TBL_OPC_WRITE,\n \t.gen_tbl_lkup_type = BNXT_ULP_GENERIC_TBL_LKUP_TYPE_INDEX,\n \t.fdb_opcode = BNXT_ULP_FDB_OPC_PUSH_FID,\n-\t.key_start_idx = 573,\n+\t.key_start_idx = 579,\n \t.blob_key_bit_size = 8,\n \t.key_bit_size = 8,\n \t.key_num_fields = 1,\n@@ -1837,7 +1835,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 574,\n+\t.key_start_idx = 580,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -1864,7 +1862,7 @@ struct bnxt_ulp_mapper_tbl_info ulp_wh_plus_class_tbl_list[] = {\n \t.pri_operand = 0,\n \t.mark_db_opcode = BNXT_ULP_MARK_DB_OPC_NOP,\n \t.critical_resource = BNXT_ULP_CRITICAL_RESOURCE_NO,\n-\t.key_start_idx = 587,\n+\t.key_start_idx = 593,\n \t.blob_key_bit_size = 167,\n \t.key_bit_size = 167,\n \t.key_num_fields = 13,\n@@ -2243,6 +2241,20 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff}\n \t\t}\n \t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n \t/* class_tid: 1, , table: l2_cntxt_tcam.0 */\n \t{\n \t.field_info_mask = {\n@@ -2595,6 +2607,20 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff}\n \t\t}\n \t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n \t/* class_tid: 1, , table: profile_tcam_cache.rd */\n \t{\n \t.field_info_mask = {\n@@ -5933,7 +5959,7 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t{\n \t.field_info_mask = {\n \t\t.description = \"svif\",\n-\t\t.field_bit_size = 8,\n+\t\t.field_bit_size = 11,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t\t.field_src1 = BNXT_ULP_FIELD_SRC_HF,\n \t\t.field_opr1 = {\n@@ -5942,7 +5968,7 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t\t},\n \t.field_info_spec = {\n \t\t.description = \"svif\",\n-\t\t.field_bit_size = 8,\n+\t\t.field_bit_size = 11,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t\t.field_src1 = BNXT_ULP_FIELD_SRC_HF,\n \t\t.field_opr1 = {\n@@ -6160,7 +6186,7 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t{\n \t.field_info_mask = {\n \t\t.description = \"svif\",\n-\t\t.field_bit_size = 8,\n+\t\t.field_bit_size = 11,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t\t.field_src1 = BNXT_ULP_FIELD_SRC_HF,\n \t\t.field_opr1 = {\n@@ -6169,7 +6195,7 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t\t},\n \t.field_info_spec = {\n \t\t.description = \"svif\",\n-\t\t.field_bit_size = 8,\n+\t\t.field_bit_size = 11,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n \t\t.field_src1 = BNXT_ULP_FIELD_SRC_HF,\n \t\t.field_opr1 = {\n@@ -6281,6 +6307,20 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff}\n \t\t}\n \t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n \t/* class_tid: 2, , table: l2_cntxt_tcam.0 */\n \t{\n \t.field_info_mask = {\n@@ -6455,7 +6495,9 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t\t.description = \"key_type\",\n \t\t.field_bit_size = 2,\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr1 = {\n+\t\t2}\n \t\t},\n \t.field_info_spec = {\n \t\t.description = \"key_type\",\n@@ -6567,6 +6609,20 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t\tBNXT_ULP_GLB_HF_ID_O_ETH_DMAC & 0xff}\n \t\t}\n \t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n \t/* class_tid: 2, , table: profile_tcam_cache.f2_rd */\n \t{\n \t.field_info_mask = {\n@@ -6736,14 +6792,14 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n \t\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n \t\t.field_opr1 = {\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 56) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 48) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 40) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 32) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 24) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 16) & 0xff,\n-\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 8) & 0xff,\n-\t\t(uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 & 0xff},\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_I_IPV4 >> 56) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_I_IPV4 >> 48) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_I_IPV4 >> 40) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_I_IPV4 >> 32) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_I_IPV4 >> 24) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_I_IPV4 >> 16) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_I_IPV4 >> 8) & 0xff,\n+\t\t(uint64_t)BNXT_ULP_HDR_BIT_I_IPV4 & 0xff},\n \t\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n \t\t.field_opr2 = {\n \t\tULP_WP_SYM_L3_HDR_TYPE_IPV4},\n@@ -7052,8 +7108,23 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t.field_info_spec = {\n \t\t.description = \"tl3_hdr_type\",\n \t\t.field_bit_size = 4,\n-\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n-\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1_THEN_SRC2_ELSE_SRC3,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_HDR_BIT,\n+\t\t.field_opr1 = {\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 56) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 48) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 40) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 32) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 24) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 16) & 0xff,\n+\t\t((uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 >> 8) & 0xff,\n+\t\t(uint64_t)BNXT_ULP_HDR_BIT_O_IPV4 & 0xff},\n+\t\t.field_src2 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr2 = {\n+\t\tULP_WP_SYM_TL3_HDR_TYPE_IPV4},\n+\t\t.field_src3 = BNXT_ULP_FIELD_SRC_CONST,\n+\t\t.field_opr3 = {\n+\t\tULP_WP_SYM_TL3_HDR_TYPE_IPV6}\n \t\t}\n \t},\n \t{\n@@ -7759,6 +7830,20 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t\tBNXT_ULP_GLB_HF_ID_O_ETH_SMAC & 0xff}\n \t\t}\n \t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n \t/* class_tid: 3, , table: l2_cntxt_tcam.0 */\n \t{\n \t.field_info_mask = {\n@@ -8111,6 +8196,20 @@ struct bnxt_ulp_mapper_key_info ulp_wh_plus_class_key_info_list[] = {\n \t\tBNXT_ULP_GLB_HF_ID_O_ETH_SMAC & 0xff}\n \t\t}\n \t},\n+\t{\n+\t.field_info_mask = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t},\n+\t.field_info_spec = {\n+\t\t.description = \"etype\",\n+\t\t.field_bit_size = 16,\n+\t\t.field_opc = BNXT_ULP_FIELD_OPC_SRC1,\n+\t\t.field_src1 = BNXT_ULP_FIELD_SRC_ZERO\n+\t\t}\n+\t},\n \t/* class_tid: 3, , table: profile_tcam_cache.rd */\n \t{\n \t.field_info_mask = {\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_def_rules.c b/drivers/net/bnxt/tf_ulp/ulp_def_rules.c\nindex 8790d7ac0d..fe1f65deb9 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_def_rules.c\n+++ b/drivers/net/bnxt/tf_ulp/ulp_def_rules.c\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2019-2021 Broadcom\n+ * Copyright(c) 2019-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -296,6 +296,7 @@ int32_t\n ulp_default_flow_create(struct rte_eth_dev *eth_dev,\n \t\t\tstruct ulp_tlv_param *param_list,\n \t\t\tuint32_t ulp_class_tid,\n+\t\t\tuint16_t port_id,\n \t\t\tuint32_t *flow_id)\n {\n \tstruct ulp_rte_hdr_field\thdr_field[BNXT_ULP_PROTO_HDR_MAX];\n@@ -355,12 +356,16 @@ ulp_default_flow_create(struct rte_eth_dev *eth_dev,\n \n \t/* Get the function id */\n \tif (ulp_port_db_port_func_id_get(ulp_ctx,\n-\t\t\t\t\t eth_dev->data->port_id,\n+\t\t\t\t\t port_id,\n \t\t\t\t\t &mapper_params.func_id)) {\n \t\tBNXT_TF_DBG(ERR, \"conversion of port to func id failed\\n\");\n \t\tgoto err1;\n \t}\n \n+\t/* update the VF meta function id  */\n+\tULP_COMP_FLD_IDX_WR(&mapper_params, BNXT_ULP_CF_IDX_VF_META_FID,\n+\t\t\t    BNXT_ULP_META_VF_FLAG | mapper_params.func_id);\n+\n \tBNXT_TF_DBG(DEBUG, \"Creating default flow with template id: %u\\n\",\n \t\t    ulp_class_tid);\n \n@@ -498,7 +503,7 @@ bnxt_create_port_app_df_rule(struct bnxt *bp, uint8_t flow_type,\n \t\treturn 0;\n \t}\n \treturn ulp_default_flow_create(bp->eth_dev, param_list, flow_type,\n-\t\t\t\t       flow_id);\n+\t\t\t\t       port_id, flow_id);\n }\n \n int32_t\n@@ -526,8 +531,10 @@ bnxt_ulp_create_df_rules(struct bnxt *bp)\n \trc = ulp_default_flow_db_cfa_action_get(bp->ulp_ctx,\n \t\t\t\t\t\tinfo->def_port_flow_id,\n \t\t\t\t\t\t&bp->tx_cfa_action);\n-\tif (rc)\n+\n+\tif (rc || BNXT_TESTPMD_EN(bp))\n \t\tbp->tx_cfa_action = 0;\n+\n \tinfo->valid = true;\n \treturn 0;\n }\n@@ -551,6 +558,7 @@ bnxt_create_port_vfr_default_rule(struct bnxt *bp,\n \t\t}\n \t};\n \treturn ulp_default_flow_create(bp->eth_dev, param_list, flow_type,\n+\t\t\t\t       vfr_port_id,\n \t\t\t\t       flow_id);\n }\n \ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_fc_mgr.c b/drivers/net/bnxt/tf_ulp/ulp_fc_mgr.c\nindex 85c9cbb7f2..dee2c04b24 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_fc_mgr.c\n+++ b/drivers/net/bnxt/tf_ulp/ulp_fc_mgr.c\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -311,7 +311,8 @@ ulp_fc_tf_flow_stat_get(struct bnxt_ulp_context *ctxt,\n \tuint32_t dev_id = 0;\n \tint32_t rc = 0;\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(ctxt, BNXT_ULP_SHARED_SESSION_NO);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ctxt,\n+\t\t\t\t     ulp_flow_db_shared_session_get(res));\n \tif (!tfp) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to get the truflow pointer\\n\");\n \t\treturn -EINVAL;\n@@ -437,8 +438,8 @@ void\n ulp_fc_mgr_alarm_cb(void *arg)\n {\n \tint rc = 0;\n-\tunsigned int j;\n-\tenum tf_dir i;\n+\tunsigned int j = 0;\n+\tenum tf_dir i = 0;\n \tstruct bnxt_ulp_context *ctxt;\n \tstruct bnxt_ulp_fc_info *ulp_fc_info;\n \tstruct bnxt_ulp_device_params *dparms;\n@@ -472,7 +473,8 @@ ulp_fc_mgr_alarm_cb(void *arg)\n \t\treturn;\n \t}\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(ctxt, BNXT_ULP_SHARED_SESSION_NO);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ctxt,\n+\t\t\t\t     ulp_fc_info->sw_acc_tbl[i][j].session_type);\n \tif (!tfp) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to get the truflow pointer\\n\");\n \t\tbnxt_ulp_cntxt_entry_release();\n@@ -512,6 +514,15 @@ ulp_fc_mgr_alarm_cb(void *arg)\n \t\t\tif (!ulp_fc_info->sw_acc_tbl[i][j].valid)\n \t\t\t\tcontinue;\n \t\t\thw_cntr_id = ulp_fc_info->sw_acc_tbl[i][j].hw_cntr_id;\n+\t\t\ttfp = bnxt_ulp_cntxt_tfp_get(ctxt,\n+\t\t\t\t\t\t     ulp_fc_info->sw_acc_tbl[i][j].session_type);\n+\t\t\tif (!tfp) {\n+\t\t\t\tBNXT_TF_DBG(ERR, \"Failed to get the truflow pointer\\n\");\n+\t\t\t\tpthread_mutex_unlock(&ulp_fc_info->fc_lock);\n+\t\t\t\tbnxt_ulp_cntxt_entry_release();\n+\t\t\t\treturn;\n+\t\t\t}\n+\n \t\t\trc = ulp_get_single_flow_stat(ctxt, tfp, ulp_fc_info, i,\n \t\t\t\t\t\t      hw_cntr_id, dparms);\n \t\t\tif (rc)\n@@ -603,7 +614,8 @@ int32_t ulp_fc_mgr_start_idx_set(struct bnxt_ulp_context *ctxt, enum tf_dir dir,\n  *\n  */\n int32_t ulp_fc_mgr_cntr_set(struct bnxt_ulp_context *ctxt, enum tf_dir dir,\n-\t\t\t    uint32_t hw_cntr_id)\n+\t\t\t    uint32_t hw_cntr_id,\n+\t\t\t    enum bnxt_ulp_session_type session_type)\n {\n \tstruct bnxt_ulp_fc_info *ulp_fc_info;\n \tuint32_t sw_cntr_idx;\n@@ -619,6 +631,7 @@ int32_t ulp_fc_mgr_cntr_set(struct bnxt_ulp_context *ctxt, enum tf_dir dir,\n \tsw_cntr_idx = hw_cntr_id - ulp_fc_info->shadow_hw_tbl[dir].start_idx;\n \tulp_fc_info->sw_acc_tbl[dir][sw_cntr_idx].valid = true;\n \tulp_fc_info->sw_acc_tbl[dir][sw_cntr_idx].hw_cntr_id = hw_cntr_id;\n+\tulp_fc_info->sw_acc_tbl[dir][sw_cntr_idx].session_type = session_type;\n \tulp_fc_info->num_entries++;\n \tpthread_mutex_unlock(&ulp_fc_info->fc_lock);\n \ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_fc_mgr.h b/drivers/net/bnxt/tf_ulp/ulp_fc_mgr.h\nindex 9df5ae51a3..14836e0dd2 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_fc_mgr.h\n+++ b/drivers/net/bnxt/tf_ulp/ulp_fc_mgr.h\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -29,6 +29,7 @@ struct sw_acc_counter {\n \tbool\tvalid;\n \tuint32_t hw_cntr_id;\n \tuint32_t pc_flow_idx;\n+\tenum bnxt_ulp_session_type session_type;\n };\n \n struct hw_fc_mem_info {\n@@ -118,7 +119,9 @@ int ulp_fc_mgr_start_idx_set(struct bnxt_ulp_context *ctxt, enum tf_dir dir,\n  *\n  */\n int ulp_fc_mgr_cntr_set(struct bnxt_ulp_context *ctxt, enum tf_dir dir,\n-\t\t\tuint32_t hw_cntr_id);\n+\t\t\tuint32_t hw_cntr_id,\n+\t\t\tenum bnxt_ulp_session_type session_type);\n+\n /*\n  * Reset the corresponding SW accumulator table entry based on\n  * the difference between this counter ID and the starting\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_flow_db.c b/drivers/net/bnxt/tf_ulp/ulp_flow_db.c\nindex 9968311c44..2e6ea43ac1 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_flow_db.c\n+++ b/drivers/net/bnxt/tf_ulp/ulp_flow_db.c\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -653,7 +653,8 @@ ulp_flow_db_resource_add(struct bnxt_ulp_context *ulp_ctxt,\n \t\t\t\t\t\t params->resource_hndl);\n \n \t\tulp_fc_mgr_cntr_set(ulp_ctxt, params->direction,\n-\t\t\t\t    params->resource_hndl);\n+\t\t\t\t    params->resource_hndl,\n+\t\t\t\t    ulp_flow_db_shared_session_get(params));\n \n \t\tif (!ulp_fc_mgr_thread_isstarted(ulp_ctxt))\n \t\t\tulp_fc_mgr_thread_start(ulp_ctxt);\n@@ -1824,8 +1825,28 @@ ulp_flow_db_parent_flow_count_reset(struct bnxt_ulp_context *ulp_ctxt)\n  * returns none\n  */\n void ulp_flow_db_shared_session_set(struct ulp_flow_db_res_params *res,\n-\t\t\t\t    enum bnxt_ulp_shared_session shared)\n+\t\t\t\t    enum bnxt_ulp_session_type s_type)\n {\n-\tif (res && (shared & BNXT_ULP_SHARED_SESSION_YES))\n+\tif (res && (s_type & BNXT_ULP_SESSION_TYPE_SHARED))\n \t\tres->fdb_flags |= ULP_FDB_FLAG_SHARED_SESSION;\n+\telse if (res && (s_type & BNXT_ULP_SESSION_TYPE_SHARED_WC))\n+\t\tres->fdb_flags |= ULP_FDB_FLAG_SHARED_WC_SESSION;\n+}\n+\n+/*\n+ * Get the shared bit for the flow db entry\n+ *\n+ * res [out] shared session type\n+ */\n+enum bnxt_ulp_session_type\n+ulp_flow_db_shared_session_get(struct ulp_flow_db_res_params *res)\n+{\n+\tenum bnxt_ulp_session_type stype = BNXT_ULP_SESSION_TYPE_DEFAULT;\n+\n+\tif (res && (res->fdb_flags & ULP_FDB_FLAG_SHARED_SESSION))\n+\t\tstype = BNXT_ULP_SESSION_TYPE_SHARED;\n+\telse if (res && (res->fdb_flags & ULP_FDB_FLAG_SHARED_WC_SESSION))\n+\t\tstype = BNXT_ULP_SESSION_TYPE_SHARED_WC;\n+\n+\treturn stype;\n }\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_flow_db.h b/drivers/net/bnxt/tf_ulp/ulp_flow_db.h\nindex ada34c0e6c..13a957fcff 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_flow_db.h\n+++ b/drivers/net/bnxt/tf_ulp/ulp_flow_db.h\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -15,6 +15,7 @@\n \n /* Defines for the fdb flag */\n #define ULP_FDB_FLAG_SHARED_SESSION\t0x1\n+#define ULP_FDB_FLAG_SHARED_WC_SESSION\t0x2\n \n /*\n  * Structure for the flow database resource information\n@@ -404,10 +405,18 @@ ulp_flow_db_parent_flow_count_reset(struct bnxt_ulp_context *ulp_ctxt);\n  * Set the shared bit for the flow db entry\n  *\n  * res [in] Ptr to fdb entry\n- * shared [in] shared flag\n+ * s_type [in] session flag\n  *\n  * returns none\n  */\n void ulp_flow_db_shared_session_set(struct ulp_flow_db_res_params *res,\n-\t\t\t\t    enum bnxt_ulp_shared_session shared);\n+\t\t\t\t    enum bnxt_ulp_session_type s_type);\n+\n+/*\n+ * Get the shared bit for the flow db entry\n+ *\n+ * res [out] Shared session type\n+ */\n+enum bnxt_ulp_session_type\n+ulp_flow_db_shared_session_get(struct ulp_flow_db_res_params *res);\n #endif /* _ULP_FLOW_DB_H_ */\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_ha_mgr.c b/drivers/net/bnxt/tf_ulp/ulp_ha_mgr.c\nindex 0030a487f5..42482b596f 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_ha_mgr.c\n+++ b/drivers/net/bnxt/tf_ulp/ulp_ha_mgr.c\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2019-2021 Broadcom\n+ * Copyright(c) 2019-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -54,7 +54,7 @@ ulp_ha_mgr_state_set(struct bnxt_ulp_context *ulp_ctx,\n \t\tBNXT_TF_DBG(ERR, \"Invalid parms in state get.\\n\");\n \t\treturn -EINVAL;\n \t}\n-\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SHARED_SESSION_NO);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SESSION_TYPE_DEFAULT);\n \tif (tfp == NULL) {\n \t\tBNXT_TF_DBG(ERR, \"Unable to get the TFP.\\n\");\n \t\treturn -EINVAL;\n@@ -88,7 +88,7 @@ ulp_ha_mgr_tf_client_num_get(struct bnxt_ulp_context *ulp_ctx,\n \t\tBNXT_TF_DBG(ERR, \"Invalid parms in client num get.\\n\");\n \t\treturn -EINVAL;\n \t}\n-\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SHARED_SESSION_NO);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SESSION_TYPE_DEFAULT);\n \tif (tfp == NULL) {\n \t\tBNXT_TF_DBG(ERR, \"Unable to get the TFP.\\n\");\n \t\treturn -EINVAL;\n@@ -176,7 +176,7 @@ ulp_ha_mgr_timer_cb(void *arg)\n \t\treturn;\n \t}\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SHARED_SESSION_YES);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SESSION_TYPE_SHARED_WC);\n \tif (tfp == NULL) {\n \t\tBNXT_TF_DBG(ERR, \"Unable to get the TFP.\\n\");\n \t\tgoto cb_restart;\n@@ -399,7 +399,7 @@ ulp_ha_mgr_state_get(struct bnxt_ulp_context *ulp_ctx,\n \t\tBNXT_TF_DBG(ERR, \"Invalid parms in state get.\\n\");\n \t\treturn -EINVAL;\n \t}\n-\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SHARED_SESSION_NO);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SESSION_TYPE_DEFAULT);\n \tif (tfp == NULL) {\n \t\tBNXT_TF_DBG(ERR, \"Unable to get the TFP.\\n\");\n \t\treturn -EINVAL;\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_mapper.c b/drivers/net/bnxt/tf_ulp/ulp_mapper.c\nindex 7774a5537a..1f459c52a4 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_mapper.c\n+++ b/drivers/net/bnxt/tf_ulp/ulp_mapper.c\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -115,7 +115,8 @@ ulp_mapper_glb_resource_write(struct bnxt_ulp_mapper_data *data,\n static int32_t\n ulp_mapper_resource_ident_allocate(struct bnxt_ulp_context *ulp_ctx,\n \t\t\t\t   struct bnxt_ulp_mapper_data *mapper_data,\n-\t\t\t\t   struct bnxt_ulp_glb_resource_info *glb_res)\n+\t\t\t\t   struct bnxt_ulp_glb_resource_info *glb_res,\n+\t\t\t\t   bool shared)\n {\n \tstruct tf_alloc_identifier_parms iparms = { 0 };\n \tstruct tf_free_identifier_parms fparms;\n@@ -123,7 +124,9 @@ ulp_mapper_resource_ident_allocate(struct bnxt_ulp_context *ulp_ctx,\n \tstruct tf *tfp;\n \tint32_t rc = 0;\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SHARED_SESSION_NO);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, shared ?\n+\t\t\t\t     BNXT_ULP_SESSION_TYPE_SHARED :\n+\t\t\t\t     BNXT_ULP_SESSION_TYPE_DEFAULT);\n \tif (!tfp)\n \t\treturn -EINVAL;\n \n@@ -167,7 +170,8 @@ ulp_mapper_resource_ident_allocate(struct bnxt_ulp_context *ulp_ctx,\n static int32_t\n ulp_mapper_resource_index_tbl_alloc(struct bnxt_ulp_context *ulp_ctx,\n \t\t\t\t    struct bnxt_ulp_mapper_data *mapper_data,\n-\t\t\t\t    struct bnxt_ulp_glb_resource_info *glb_res)\n+\t\t\t\t    struct bnxt_ulp_glb_resource_info *glb_res,\n+\t\t\t\t    bool shared)\n {\n \tstruct tf_alloc_tbl_entry_parms\taparms = { 0 };\n \tstruct tf_free_tbl_entry_parms\tfree_parms = { 0 };\n@@ -176,7 +180,9 @@ ulp_mapper_resource_index_tbl_alloc(struct bnxt_ulp_context *ulp_ctx,\n \tuint32_t tbl_scope_id;\n \tint32_t rc = 0;\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SHARED_SESSION_NO);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, shared ?\n+\t\t\t\t     BNXT_ULP_SESSION_TYPE_SHARED :\n+\t\t\t\t     BNXT_ULP_SESSION_TYPE_DEFAULT);\n \tif (!tfp)\n \t\treturn -EINVAL;\n \n@@ -728,6 +734,12 @@ ulp_mapper_priority_opc_process(struct bnxt_ulp_mapper_parms *parms,\n \tcase BNXT_ULP_PRI_OPC_APP_PRI:\n \t\t*priority = parms->app_priority;\n \t\tbreak;\n+\tcase BNXT_ULP_PRI_OPC_APP_PRI_OR_CONST:\n+\t\tif (parms->app_priority)\n+\t\t\t*priority = parms->app_priority;\n+\t\telse\n+\t\t\t*priority = tbl->pri_operand;\n+\t\tbreak;\n \tdefault:\n \t\tBNXT_TF_DBG(ERR, \"Priority opcode not supported %d\\n\",\n \t\t\t    tbl->pri_opcode);\n@@ -815,7 +827,7 @@ ulp_mapper_ident_process(struct bnxt_ulp_mapper_parms *parms,\n \tstruct tf *tfp;\n \tint rc;\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->shared_session);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->session_type);\n \tif (!tfp) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to get tf pointer\\n\");\n \t\treturn -EINVAL;\n@@ -853,7 +865,7 @@ ulp_mapper_ident_process(struct bnxt_ulp_mapper_parms *parms,\n \t\tfid_parms.resource_type\t= ident->ident_type;\n \t\tfid_parms.resource_hndl\t= iparms.id;\n \t\tfid_parms.critical_resource = tbl->critical_resource;\n-\t\tulp_flow_db_shared_session_set(&fid_parms, tbl->shared_session);\n+\t\tulp_flow_db_shared_session_set(&fid_parms, tbl->session_type);\n \n \t\trc = ulp_mapper_fdb_opc_process(parms, tbl, &fid_parms);\n \t\tif (rc) {\n@@ -900,7 +912,7 @@ ulp_mapper_ident_extract(struct bnxt_ulp_mapper_parms *parms,\n \tint rc;\n \n \t/* Get the tfp from ulp context */\n-\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->shared_session);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->session_type);\n \tif (!tfp) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to get tf pointer\\n\");\n \t\treturn -EINVAL;\n@@ -950,7 +962,7 @@ ulp_mapper_ident_extract(struct bnxt_ulp_mapper_parms *parms,\n \tfid_parms.resource_type = ident->ident_type;\n \tfid_parms.resource_hndl = sparms.search_id;\n \tfid_parms.critical_resource = tbl->critical_resource;\n-\tulp_flow_db_shared_session_set(&fid_parms, tbl->shared_session);\n+\tulp_flow_db_shared_session_set(&fid_parms, tbl->session_type);\n \n \trc = ulp_mapper_fdb_opc_process(parms, tbl, &fid_parms);\n \tif (rc) {\n@@ -1682,7 +1694,7 @@ ulp_mapper_mark_gfid_process(struct bnxt_ulp_mapper_parms *parms,\n \tfid_parms.critical_resource = tbl->critical_resource;\n \tfid_parms.resource_type\t= mark_flag;\n \tfid_parms.resource_hndl\t= gfid;\n-\tulp_flow_db_shared_session_set(&fid_parms, tbl->shared_session);\n+\tulp_flow_db_shared_session_set(&fid_parms, tbl->session_type);\n \n \trc = ulp_mapper_fdb_opc_process(parms, tbl, &fid_parms);\n \tif (rc)\n@@ -1730,7 +1742,7 @@ ulp_mapper_mark_act_ptr_process(struct bnxt_ulp_mapper_parms *parms,\n \tfid_parms.critical_resource = tbl->critical_resource;\n \tfid_parms.resource_type\t= mark_flag;\n \tfid_parms.resource_hndl\t= act_idx;\n-\tulp_flow_db_shared_session_set(&fid_parms, tbl->shared_session);\n+\tulp_flow_db_shared_session_set(&fid_parms, tbl->session_type);\n \n \trc = ulp_mapper_fdb_opc_process(parms, tbl, &fid_parms);\n \tif (rc)\n@@ -1778,7 +1790,7 @@ ulp_mapper_mark_vfr_idx_process(struct bnxt_ulp_mapper_parms *parms,\n \tfid_parms.critical_resource = tbl->critical_resource;\n \tfid_parms.resource_type\t= mark_flag;\n \tfid_parms.resource_hndl\t= act_idx;\n-\tulp_flow_db_shared_session_set(&fid_parms, tbl->shared_session);\n+\tulp_flow_db_shared_session_set(&fid_parms, tbl->session_type);\n \n \trc = ulp_mapper_fdb_opc_process(parms, tbl, &fid_parms);\n \tif (rc)\n@@ -1846,7 +1858,7 @@ ulp_mapper_tcam_tbl_entry_write(struct bnxt_ulp_mapper_parms *parms,\n \tuint16_t tmplen;\n \tint32_t rc;\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->shared_session);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->session_type);\n \tif (!tfp) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to get truflow pointer\\n\");\n \t\treturn -EINVAL;\n@@ -2026,7 +2038,7 @@ ulp_mapper_tcam_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \t\treturn 0;\n \t}\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->shared_session);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->session_type);\n \tif (!tfp) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to get truflow pointer\\n\");\n \t\treturn -EINVAL;\n@@ -2088,7 +2100,7 @@ ulp_mapper_tcam_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \n \t/* For wild card tcam perform the post process to swap the blob */\n \tif (ulp_mapper_tcam_is_wc_tcam(tbl)) {\n-\t\tif (dparms->dynamic_pad_en) {\n+\t\tif (dparms->wc_dynamic_pad_en) {\n \t\t\t/* Sets up the slices for writing to the WC TCAM */\n \t\t\trc = ulp_mapper_wc_tcam_tbl_dyn_post_process(dparms,\n \t\t\t\t\t\t\t\t     key, mask,\n@@ -2204,7 +2216,7 @@ ulp_mapper_tcam_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \tfid_parms.resource_type\t= tbl->resource_type;\n \tfid_parms.critical_resource = tbl->critical_resource;\n \tfid_parms.resource_hndl\t= idx;\n-\tulp_flow_db_shared_session_set(&fid_parms, tbl->shared_session);\n+\tulp_flow_db_shared_session_set(&fid_parms, tbl->session_type);\n \n \trc = ulp_mapper_fdb_opc_process(parms, tbl, &fid_parms);\n \tif (rc) {\n@@ -2245,7 +2257,7 @@ ulp_mapper_em_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \tint32_t pad = 0;\n \tenum bnxt_ulp_byte_order key_order, res_order;\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->shared_session);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->session_type);\n \trc = bnxt_ulp_cntxt_mem_type_get(parms->ulp_ctx, &mtype);\n \tif (rc) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to get the mem type for EM\\n\");\n@@ -2281,7 +2293,7 @@ ulp_mapper_em_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \t}\n \n \t/* if dynamic padding is enabled then add padding to result data */\n-\tif (dparms->dynamic_pad_en) {\n+\tif (dparms->em_dynamic_pad_en) {\n \t\t/* add padding to make sure key is at byte boundary */\n \t\tulp_blob_pad_align(&key, ULP_BUFFER_ALIGN_8_BITS);\n \n@@ -2300,7 +2312,7 @@ ulp_mapper_em_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \t\tBNXT_TF_DBG(ERR, \"Failed to build the result blob\\n\");\n \t\treturn rc;\n \t}\n-\tif (dparms->dynamic_pad_en) {\n+\tif (dparms->em_dynamic_pad_en) {\n \t\tuint32_t abits = dparms->em_blk_align_bits;\n \n \t\t/* when dynamic padding is enabled merge result + key */\n@@ -2423,7 +2435,7 @@ ulp_mapper_index_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \tbool shared = false;\n \tenum tf_tbl_type tbl_type = tbl->resource_type;\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->shared_session);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->session_type);\n \t/* compute the blob size */\n \tbit_size = ulp_mapper_dyn_blob_size_get(parms, tbl);\n \n@@ -2637,7 +2649,9 @@ ulp_mapper_index_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \t\tsparms.idx = index;\n \t\tsparms.tbl_scope_id = tbl_scope_id;\n \t\tif (shared)\n-\t\t\ttfp = bnxt_ulp_cntxt_shared_tfp_get(parms->ulp_ctx);\n+\t\t\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx,\n+\t\t\t\t\t\t     tbl->session_type);\n+\n \t\trc = tf_set_tbl_entry(tfp, &sparms);\n \t\tif (rc) {\n \t\t\tBNXT_TF_DBG(ERR,\n@@ -2671,7 +2685,7 @@ ulp_mapper_index_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \tfid_parms.resource_sub_type = tbl->resource_sub_type;\n \tfid_parms.resource_hndl\t= index;\n \tfid_parms.critical_resource = tbl->critical_resource;\n-\tulp_flow_db_shared_session_set(&fid_parms, tbl->shared_session);\n+\tulp_flow_db_shared_session_set(&fid_parms, tbl->session_type);\n \n \trc = ulp_mapper_fdb_opc_process(parms, tbl, &fid_parms);\n \tif (rc) {\n@@ -2721,7 +2735,7 @@ ulp_mapper_if_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \tenum bnxt_ulp_if_tbl_opc if_opc = tbl->tbl_opcode;\n \tuint32_t res_size;\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->shared_session);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(parms->ulp_ctx, tbl->session_type);\n \t/* Initialize the blob data */\n \tif (!ulp_blob_init(&data, tbl->result_bit_size,\n \t\t\t   parms->device_params->result_byte_order)) {\n@@ -3013,7 +3027,7 @@ ulp_mapper_gen_tbl_process(struct bnxt_ulp_mapper_parms *parms,\n \t\tfid_parms.resource_sub_type = tbl->resource_sub_type;\n \t\tfid_parms.resource_hndl\t= key_index;\n \t\tfid_parms.critical_resource = tbl->critical_resource;\n-\t\tulp_flow_db_shared_session_set(&fid_parms, tbl->shared_session);\n+\t\tulp_flow_db_shared_session_set(&fid_parms, tbl->session_type);\n \n \t\trc = ulp_mapper_fdb_opc_process(parms, tbl, &fid_parms);\n \t\tif (rc)\n@@ -3077,12 +3091,14 @@ ulp_mapper_glb_resource_info_init(struct bnxt_ulp_context *ulp_ctx,\n \t\tcase BNXT_ULP_RESOURCE_FUNC_IDENTIFIER:\n \t\t\trc = ulp_mapper_resource_ident_allocate(ulp_ctx,\n \t\t\t\t\t\t\t\tmapper_data,\n-\t\t\t\t\t\t\t\t&glb_res[idx]);\n+\t\t\t\t\t\t\t\t&glb_res[idx],\n+\t\t\t\t\t\t\t\tfalse);\n \t\t\tbreak;\n \t\tcase BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE:\n \t\t\trc = ulp_mapper_resource_index_tbl_alloc(ulp_ctx,\n \t\t\t\t\t\t\t\t mapper_data,\n-\t\t\t\t\t\t\t\t &glb_res[idx]);\n+\t\t\t\t\t\t\t\t &glb_res[idx],\n+\t\t\t\t\t\t\t\t false);\n \t\t\tbreak;\n \t\tdefault:\n \t\t\tBNXT_TF_DBG(ERR, \"Global resource %x not supported\\n\",\n@@ -3104,108 +3120,57 @@ static int32_t\n ulp_mapper_app_glb_resource_info_init(struct bnxt_ulp_context *ulp_ctx,\n \t\t\t\t      struct bnxt_ulp_mapper_data *mapper_data)\n {\n-\tstruct tf_get_shared_tbl_increment_parms iparms;\n \tstruct bnxt_ulp_glb_resource_info *glb_res;\n-\tstruct tf_get_session_info_parms sparms;\n-\tuint32_t num_entries, i, dev_id, res;\n-\tstruct tf_resource_info *res_info;\n-\tuint32_t addend;\n-\tuint64_t regval;\n-\tenum tf_dir dir;\n-\tint32_t rc = 0;\n-\tstruct tf *tfp;\n+\tuint32_t num_glb_res_ids, idx, dev_id;\n \tuint8_t app_id;\n+\tuint32_t rc = 0;\n \n-\tmemset(&sparms, 0, sizeof(sparms));\n-\tglb_res = bnxt_ulp_app_glb_resource_info_list_get(&num_entries);\n-\tif (!glb_res || !num_entries) {\n+\tglb_res = bnxt_ulp_app_glb_resource_info_list_get(&num_glb_res_ids);\n+\tif (!glb_res || !num_glb_res_ids) {\n \t\tBNXT_TF_DBG(ERR, \"Invalid Arguments\\n\");\n \t\treturn -EINVAL;\n \t}\n-\ttfp = bnxt_ulp_cntxt_shared_tfp_get(ulp_ctx);\n-\tif (!tfp) {\n-\t\tBNXT_TF_DBG(ERR, \"Failed to get tfp for app global init\");\n-\t\treturn -EINVAL;\n-\t}\n-\t/*\n-\t * Retrieve the resources that were assigned during the shared session\n-\t * creation.\n-\t */\n-\trc = tf_get_session_info(tfp, &sparms);\n-\tif (rc) {\n-\t\tBNXT_TF_DBG(ERR, \"Failed to get session info (%d)\\n\", rc);\n-\t\treturn rc;\n-\t}\n-\n-\trc = bnxt_ulp_cntxt_app_id_get(ulp_ctx, &app_id);\n+\trc = bnxt_ulp_cntxt_dev_id_get(ulp_ctx, &dev_id);\n \tif (rc) {\n-\t\tBNXT_TF_DBG(ERR, \"Failed to get the app id in glb init (%d).\\n\",\n+\t\tBNXT_TF_DBG(ERR, \"Failed to get device_id for glb init (%d)\\n\",\n \t\t\t    rc);\n-\t\treturn rc;\n+\t\treturn -EINVAL;\n \t}\n \n-\trc = bnxt_ulp_cntxt_dev_id_get(ulp_ctx, &dev_id);\n+\trc = bnxt_ulp_cntxt_app_id_get(ulp_ctx, &app_id);\n \tif (rc) {\n-\t\tBNXT_TF_DBG(ERR, \"Failed to get dev id for app glb init (%d)\\n\",\n+\t\tBNXT_TF_DBG(ERR, \"Failed to get app_id for glb init (%d)\\n\",\n \t\t\t    rc);\n-\t\treturn rc;\n+\t\treturn -EINVAL;\n \t}\n \n-\t/* Store all the app global resources */\n-\tfor (i = 0; i < num_entries; i++) {\n-\t\tif (dev_id != glb_res[i].device_id ||\n-\t\t    app_id != glb_res[i].app_id)\n+\t/* Iterate the global resources and process each one */\n+\tfor (idx = 0; idx < num_glb_res_ids; idx++) {\n+\t\tif (dev_id != glb_res[idx].device_id ||\n+\t\t    glb_res[idx].app_id != app_id)\n \t\t\tcontinue;\n-\t\tdir = glb_res[i].direction;\n-\t\tres = glb_res[i].resource_type;\n-\t\taddend = 1;\n-\n-\t\tswitch (glb_res[i].resource_func) {\n+\t\tswitch (glb_res[idx].resource_func) {\n \t\tcase BNXT_ULP_RESOURCE_FUNC_IDENTIFIER:\n-\t\t\tres_info = &sparms.session_info.ident[dir].info[res];\n+\t\t\trc = ulp_mapper_resource_ident_allocate(ulp_ctx,\n+\t\t\t\t\t\t\t\tmapper_data,\n+\t\t\t\t\t\t\t\t&glb_res[idx],\n+\t\t\t\t\t\t\t\tfalse);\n \t\t\tbreak;\n \t\tcase BNXT_ULP_RESOURCE_FUNC_INDEX_TABLE:\n-\t\t\t/*\n-\t\t\t * Tables may have various strides for the allocations.\n-\t\t\t * Need to account.\n-\t\t\t */\n-\t\t\tmemset(&iparms, 0, sizeof(iparms));\n-\t\t\tiparms.dir = dir;\n-\t\t\tiparms.type = res;\n-\t\t\trc = tf_get_shared_tbl_increment(tfp, &iparms);\n-\t\t\tif (rc) {\n-\t\t\t\tBNXT_TF_DBG(ERR,\n-\t\t\t\t\t    \"Failed to get addend for %s[%s] rc=(%d)\\n\",\n-\t\t\t\t\t    tf_tbl_type_2_str(res),\n-\t\t\t\t\t    tf_dir_2_str(dir), rc);\n-\t\t\t\treturn rc;\n-\t\t\t}\n-\t\t\taddend = iparms.increment_cnt;\n-\t\t\tres_info = &sparms.session_info.tbl[dir].info[res];\n-\t\t\tbreak;\n-\t\tcase BNXT_ULP_RESOURCE_FUNC_TCAM_TABLE:\n-\t\t\tres_info = &sparms.session_info.tcam[dir].info[res];\n-\t\t\tbreak;\n-\t\tcase BNXT_ULP_RESOURCE_FUNC_EM_TABLE:\n-\t\t\tres_info = &sparms.session_info.em[dir].info[res];\n+\t\t\trc = ulp_mapper_resource_index_tbl_alloc(ulp_ctx,\n+\t\t\t\t\t\t\t\t mapper_data,\n+\t\t\t\t\t\t\t\t &glb_res[idx],\n+\t\t\t\t\t\t\t\t false);\n \t\t\tbreak;\n \t\tdefault:\n-\t\t\tBNXT_TF_DBG(ERR, \"Unknown resource func (0x%x)\\n\",\n-\t\t\t\t    glb_res[i].resource_func);\n-\t\t\tcontinue;\n+\t\t\tBNXT_TF_DBG(ERR, \"Global resource %x not supported\\n\",\n+\t\t\t\t    glb_res[idx].resource_func);\n+\t\t\trc = -EINVAL;\n+\t\t\tbreak;\n \t\t}\n-\t\tregval = tfp_cpu_to_be_64((uint64_t)res_info->start);\n-\t\tres_info->start += addend;\n-\t\t/*\n-\t\t * All resources written to the global regfile are shared for\n-\t\t * this function.\n-\t\t */\n-\t\trc = ulp_mapper_glb_resource_write(mapper_data, &glb_res[i],\n-\t\t\t\t\t\t   regval, true);\n \t\tif (rc)\n \t\t\treturn rc;\n \t}\n-\n \treturn rc;\n }\n \n@@ -3216,69 +3181,76 @@ ulp_mapper_app_glb_resource_info_init(struct bnxt_ulp_context *ulp_ctx,\n static int32_t\n ulp_mapper_cond_opc_process(struct bnxt_ulp_mapper_parms *parms,\n \t\t\t    enum bnxt_ulp_cond_opc opc,\n-\t\t\t    uint32_t operand,\n+\t\t\t    uint64_t operand,\n \t\t\t    int32_t *res)\n {\n \tenum bnxt_ulp_flow_mem_type mtype = BNXT_ULP_FLOW_MEM_TYPE_INT;\n+\tuint32_t field_size = 0;\n \tint32_t rc = 0;\n-\tuint8_t bit;\n-\tuint64_t regval;\n+\tuint8_t bit, tmp;\n+\tuint64_t regval, result = 0;\n \n \tswitch (opc) {\n \tcase BNXT_ULP_COND_OPC_CF_IS_SET:\n \t\tif (operand < BNXT_ULP_CF_IDX_LAST) {\n-\t\t\t*res = ULP_COMP_FLD_IDX_RD(parms, operand);\n+\t\t\tresult = ULP_COMP_FLD_IDX_RD(parms, operand);\n \t\t} else {\n-\t\t\tBNXT_TF_DBG(ERR, \"comp field out of bounds %d\\n\",\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"comp field out of bounds %\" PRIu64 \"\\n\",\n \t\t\t\t    operand);\n \t\t\trc = -EINVAL;\n \t\t}\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_CF_NOT_SET:\n \t\tif (operand < BNXT_ULP_CF_IDX_LAST) {\n-\t\t\t*res = !ULP_COMP_FLD_IDX_RD(parms, operand);\n+\t\t\tresult = !ULP_COMP_FLD_IDX_RD(parms, operand);\n \t\t} else {\n-\t\t\tBNXT_TF_DBG(ERR, \"comp field out of bounds %d\\n\",\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"comp field out of bounds %\" PRIu64 \"\\n\",\n \t\t\t\t    operand);\n \t\t\trc = -EINVAL;\n \t\t}\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_ACT_BIT_IS_SET:\n \t\tif (operand < BNXT_ULP_ACT_BIT_LAST) {\n-\t\t\t*res = ULP_BITMAP_ISSET(parms->act_bitmap->bits,\n+\t\t\tresult = ULP_BITMAP_ISSET(parms->act_bitmap->bits,\n \t\t\t\t\t\toperand);\n \t\t} else {\n-\t\t\tBNXT_TF_DBG(ERR, \"action bit out of bounds %d\\n\",\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"action bit out of bounds %\" PRIu64 \"\\n\",\n \t\t\t\t    operand);\n \t\t\trc = -EINVAL;\n \t\t}\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_ACT_BIT_NOT_SET:\n \t\tif (operand < BNXT_ULP_ACT_BIT_LAST) {\n-\t\t\t*res = !ULP_BITMAP_ISSET(parms->act_bitmap->bits,\n+\t\t\tresult = !ULP_BITMAP_ISSET(parms->act_bitmap->bits,\n \t\t\t\t\t       operand);\n \t\t} else {\n-\t\t\tBNXT_TF_DBG(ERR, \"action bit out of bounds %d\\n\",\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"action bit out of bounds %\" PRIu64 \"\\n\",\n \t\t\t\t    operand);\n \t\t\trc = -EINVAL;\n \t\t}\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_HDR_BIT_IS_SET:\n \t\tif (operand < BNXT_ULP_HDR_BIT_LAST) {\n-\t\t\t*res = ULP_BITMAP_ISSET(parms->hdr_bitmap->bits,\n+\t\t\tresult = ULP_BITMAP_ISSET(parms->hdr_bitmap->bits,\n \t\t\t\t\t\toperand);\n \t\t} else {\n-\t\t\tBNXT_TF_DBG(ERR, \"header bit out of bounds %d\\n\",\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"header bit out of bounds %\" PRIu64 \"\\n\",\n \t\t\t\t    operand);\n \t\t\trc = -EINVAL;\n \t\t}\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_HDR_BIT_NOT_SET:\n \t\tif (operand < BNXT_ULP_HDR_BIT_LAST) {\n-\t\t\t*res = !ULP_BITMAP_ISSET(parms->hdr_bitmap->bits,\n+\t\t\tresult = !ULP_BITMAP_ISSET(parms->hdr_bitmap->bits,\n \t\t\t\t\t       operand);\n \t\t} else {\n-\t\t\tBNXT_TF_DBG(ERR, \"header bit out of bounds %d\\n\",\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"header bit out of bounds %\" PRIu64 \"\\n\",\n \t\t\t\t    operand);\n \t\t\trc = -EINVAL;\n \t\t}\n@@ -3286,80 +3258,110 @@ ulp_mapper_cond_opc_process(struct bnxt_ulp_mapper_parms *parms,\n \tcase BNXT_ULP_COND_OPC_FIELD_BIT_IS_SET:\n \t\trc = ulp_mapper_glb_field_tbl_get(parms, operand, &bit);\n \t\tif (rc) {\n-\t\t\tBNXT_TF_DBG(ERR, \"invalid ulp_glb_field_tbl idx %d\\n\",\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"invalid ulp_glb_field_tbl idx %\" PRIu64 \"\\n\",\n \t\t\t\t    operand);\n \t\t\treturn -EINVAL;\n \t\t}\n-\t\t*res = ULP_INDEX_BITMAP_GET(parms->fld_bitmap->bits, bit);\n+\t\tresult = ULP_INDEX_BITMAP_GET(parms->fld_bitmap->bits, bit);\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_FIELD_BIT_NOT_SET:\n \t\trc = ulp_mapper_glb_field_tbl_get(parms, operand, &bit);\n \t\tif (rc) {\n-\t\t\tBNXT_TF_DBG(ERR, \"invalid ulp_glb_field_tbl idx %d\\n\",\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"invalid ulp_glb_field_tbl idx %\" PRIu64 \"\\n\",\n \t\t\t\t    operand);\n \t\t\treturn -EINVAL;\n \t\t}\n-\t\t*res = !ULP_INDEX_BITMAP_GET(parms->fld_bitmap->bits, bit);\n+\t\tresult = !ULP_INDEX_BITMAP_GET(parms->fld_bitmap->bits, bit);\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_RF_IS_SET:\n \t\tif (!ulp_regfile_read(parms->regfile, operand, &regval)) {\n-\t\t\tBNXT_TF_DBG(ERR, \"regfile[%d] read oob\\n\", operand);\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"regfile[%\" PRIu64 \"] read oob\\n\",\n+\t\t\t\t    operand);\n \t\t\treturn -EINVAL;\n \t\t}\n-\t\t*res = regval != 0;\n+\t\tresult = regval != 0;\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_RF_NOT_SET:\n \t\tif (!ulp_regfile_read(parms->regfile, operand, &regval)) {\n-\t\t\tBNXT_TF_DBG(ERR, \"regfile[%d] read oob\\n\", operand);\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"regfile[%\" PRIu64 \"] read oob\\n\", operand);\n \t\t\treturn -EINVAL;\n \t\t}\n-\t\t*res = regval == 0;\n+\t\tresult = regval == 0;\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_FLOW_PAT_MATCH:\n-\t\t*res = parms->flow_pattern_id == operand;\n+\t\tresult = parms->flow_pattern_id == operand;\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_ACT_PAT_MATCH:\n-\t\t*res = parms->act_pattern_id == operand;\n+\t\tresult = parms->act_pattern_id == operand;\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_EXT_MEM_IS_SET:\n \t\tif (bnxt_ulp_cntxt_mem_type_get(parms->ulp_ctx, &mtype)) {\n \t\t\tBNXT_TF_DBG(ERR, \"Failed to get the mem type\\n\");\n \t\t\treturn -EINVAL;\n \t\t}\n-\t\t*res = (mtype == BNXT_ULP_FLOW_MEM_TYPE_INT) ? 0 : 1;\n+\t\tresult = (mtype == BNXT_ULP_FLOW_MEM_TYPE_INT) ? 0 : 1;\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_EXT_MEM_NOT_SET:\n \t\tif (bnxt_ulp_cntxt_mem_type_get(parms->ulp_ctx, &mtype)) {\n \t\t\tBNXT_TF_DBG(ERR, \"Failed to get the mem type\\n\");\n \t\t\treturn -EINVAL;\n \t\t}\n-\t\t*res = (mtype == BNXT_ULP_FLOW_MEM_TYPE_INT) ? 1 : 0;\n+\t\tresult = (mtype == BNXT_ULP_FLOW_MEM_TYPE_INT) ? 1 : 0;\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_ENC_HDR_BIT_IS_SET:\n \t\tif (operand < BNXT_ULP_HDR_BIT_LAST) {\n-\t\t\t*res = ULP_BITMAP_ISSET(parms->enc_hdr_bitmap->bits,\n+\t\t\tresult = ULP_BITMAP_ISSET(parms->enc_hdr_bitmap->bits,\n \t\t\t\t\t\toperand);\n \t\t} else {\n-\t\t\tBNXT_TF_DBG(ERR, \"header bit out of bounds %d\\n\",\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"header bit out of bounds %\" PRIu64 \"\\n\",\n \t\t\t\t    operand);\n \t\t\trc = -EINVAL;\n \t\t}\n \t\tbreak;\n \tcase BNXT_ULP_COND_OPC_ENC_HDR_BIT_NOT_SET:\n \t\tif (operand < BNXT_ULP_HDR_BIT_LAST) {\n-\t\t\t*res = !ULP_BITMAP_ISSET(parms->enc_hdr_bitmap->bits,\n+\t\t\tresult = !ULP_BITMAP_ISSET(parms->enc_hdr_bitmap->bits,\n \t\t\t\t\t\t operand);\n \t\t} else {\n-\t\t\tBNXT_TF_DBG(ERR, \"header bit out of bounds %d\\n\",\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"header bit out of bounds %\" PRIu64 \"\\n\",\n \t\t\t\t    operand);\n \t\t\trc = -EINVAL;\n \t\t}\n \t\tbreak;\n+\tcase BNXT_ULP_COND_OPC_ACT_PROP_IS_SET:\n+\tcase BNXT_ULP_COND_OPC_ACT_PROP_NOT_SET:\n+\t\t/* only supporting 1-byte action properties for now */\n+\t\tif (operand >= BNXT_ULP_ACT_PROP_IDX_LAST) {\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"act_prop[%\" PRIu64 \"] oob\\n\", operand);\n+\t\t\treturn -EINVAL;\n+\t\t}\n+\t\tfield_size = ulp_mapper_act_prop_size_get(operand);\n+\t\tif (sizeof(tmp) != field_size) {\n+\t\t\tBNXT_TF_DBG(ERR,\n+\t\t\t\t    \"act_prop[%\" PRIu64 \"] field mismatch %u\\n\",\n+\t\t\t\t    operand, field_size);\n+\t\t\treturn -EINVAL;\n+\t\t}\n+\t\ttmp = parms->act_prop->act_details[operand];\n+\t\tif (opc == BNXT_ULP_COND_OPC_ACT_PROP_IS_SET)\n+\t\t\tresult = (int32_t)(tmp);\n+\t\telse\n+\t\t\tresult = (int32_t)(!tmp);\n+\t\tbreak;\n \tdefault:\n \t\tBNXT_TF_DBG(ERR, \"Invalid conditional opcode %d\\n\", opc);\n \t\trc = -EINVAL;\n \t\tbreak;\n \t}\n+\n+\t*res = !!result;\n \treturn (rc);\n }\n \n@@ -3797,10 +3799,7 @@ ulp_mapper_resource_free(struct bnxt_ulp_context *ulp,\n \t\tBNXT_TF_DBG(ERR, \"Unable to free resource\\n \");\n \t\treturn -EINVAL;\n \t}\n-\tif (res->fdb_flags & ULP_FDB_FLAG_SHARED_SESSION)\n-\t\ttfp = bnxt_ulp_cntxt_tfp_get(ulp, BNXT_ULP_SHARED_SESSION_YES);\n-\telse\n-\t\ttfp = bnxt_ulp_cntxt_tfp_get(ulp, BNXT_ULP_SHARED_SESSION_NO);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ulp, ulp_flow_db_shared_session_get(res));\n \tif (!tfp) {\n \t\tBNXT_TF_DBG(ERR, \"Unable to free resource failed to get tfp\\n\");\n \t\treturn -EINVAL;\n@@ -4065,7 +4064,7 @@ ulp_mapper_init(struct bnxt_ulp_context *ulp_ctx)\n \tif (!ulp_ctx)\n \t\treturn -EINVAL;\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SHARED_SESSION_NO);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SESSION_TYPE_DEFAULT);\n \tif (!tfp)\n \t\treturn -EINVAL;\n \n@@ -4136,7 +4135,7 @@ ulp_mapper_deinit(struct bnxt_ulp_context *ulp_ctx)\n \t\treturn;\n \t}\n \n-\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SHARED_SESSION_NO);\n+\ttfp = bnxt_ulp_cntxt_tfp_get(ulp_ctx, BNXT_ULP_SESSION_TYPE_DEFAULT);\n \tif (!tfp) {\n \t\tBNXT_TF_DBG(ERR, \"Failed to acquire tfp.\\n\");\n \t\t/* Free the mapper data regardless of errors. */\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_port_db.c b/drivers/net/bnxt/tf_ulp/ulp_port_db.c\nindex f8ffb567b5..57c9e7d175 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_port_db.c\n+++ b/drivers/net/bnxt/tf_ulp/ulp_port_db.c\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -118,8 +118,8 @@ int32_t\tulp_port_db_deinit(struct bnxt_ulp_context *ulp_ctxt)\n  *\n  * Returns 0 on success or negative number on failure.\n  */\n-int32_t\tulp_port_db_dev_port_intf_update(struct bnxt_ulp_context *ulp_ctxt,\n-\t\t\t\t\t struct rte_eth_dev *eth_dev)\n+int32_t\tulp_port_db_port_update(struct bnxt_ulp_context *ulp_ctxt,\n+\t\t\t\tstruct rte_eth_dev *eth_dev)\n {\n \tuint32_t port_id = eth_dev->data->port_id;\n \tstruct ulp_phy_port_info *port_data;\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_port_db.h b/drivers/net/bnxt/tf_ulp/ulp_port_db.h\nindex f575a3c2e2..784b93f8b3 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_port_db.h\n+++ b/drivers/net/bnxt/tf_ulp/ulp_port_db.h\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -11,6 +11,7 @@\n #define BNXT_PORT_DB_MAX_INTF_LIST\t\t256\n #define BNXT_PORT_DB_MAX_FUNC\t\t\t2048\n #define BNXT_ULP_FREE_PARIF_BASE\t\t11\n+#define BNXT_ULP_META_VF_FLAG\t\t\t0x1000\n \n enum bnxt_ulp_svif_type {\n \tBNXT_ULP_DRV_FUNC_SVIF = 0,\n@@ -51,6 +52,7 @@ struct ulp_func_if_info {\n \tuint8_t\t\t\tfunc_parent_mac[RTE_ETHER_ADDR_LEN];\n \tuint16_t\t\tphy_port_id;\n \tuint16_t\t\tifindex;\n+\tuint16_t\t\tvf_meta_data;\n };\n \n /* Structure for the Port database resource information. */\n@@ -58,6 +60,7 @@ struct ulp_interface_info {\n \tenum bnxt_ulp_intf_type\ttype;\n \tuint16_t\t\tdrv_func_id;\n \tuint16_t\t\tvf_func_id;\n+\tuint8_t\t\t\ttype_is_pf;\n };\n \n struct ulp_phy_port_info {\n@@ -109,8 +112,8 @@ int32_t\tulp_port_db_deinit(struct bnxt_ulp_context *ulp_ctxt);\n  *\n  * Returns 0 on success or negative number on failure.\n  */\n-int32_t\tulp_port_db_dev_port_intf_update(struct bnxt_ulp_context *ulp_ctxt,\n-\t\t\t\t\t struct rte_eth_dev *eth_dev);\n+int32_t\tulp_port_db_port_update(struct bnxt_ulp_context *ulp_ctxt,\n+\t\t\t\tstruct rte_eth_dev *eth_dev);\n \n /*\n  * Api to get the ulp ifindex for a given device port.\n@@ -167,7 +170,6 @@ int32_t\n ulp_port_db_spif_get(struct bnxt_ulp_context *ulp_ctxt,\n \t\t     uint32_t ifindex, uint32_t dir, uint16_t *spif);\n \n-\n /*\n  * Api to get the parif for a given ulp ifindex.\n  *\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_rte_parser.c b/drivers/net/bnxt/tf_ulp/ulp_rte_parser.c\nindex 80869b79c3..3566f3000b 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_rte_parser.c\n+++ b/drivers/net/bnxt/tf_ulp/ulp_rte_parser.c\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -131,10 +131,6 @@ bnxt_ulp_rte_parser_hdr_parse(const struct rte_flow_item pattern[],\n \n \tparams->field_idx = BNXT_ULP_PROTO_HDR_SVIF_NUM;\n \n-\t/* Set the computed flags for no vlan tags before parsing */\n-\tULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_NO_VTAG, 1);\n-\tULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_NO_VTAG, 1);\n-\n \t/* Parse all the items in the pattern */\n \twhile (item && item->type != RTE_FLOW_ITEM_TYPE_END) {\n \t\tif (item->type >= (typeof(item->type))\n@@ -515,8 +511,8 @@ ulp_rte_port_hdr_handler(const struct rte_flow_item *item,\n \tenum bnxt_ulp_direction_type item_dir;\n \tuint16_t ethdev_id;\n \tuint16_t mask = 0;\n-\tint32_t rc = BNXT_TF_RC_PARSE_ERR;\n \tuint32_t ifindex;\n+\tint32_t rc = BNXT_TF_RC_PARSE_ERR;\n \n \tif (!item->spec) {\n \t\tBNXT_TF_DBG(ERR, \"ParseErr:Port spec is not valid\\n\");\n@@ -535,6 +531,11 @@ ulp_rte_port_hdr_handler(const struct rte_flow_item *item,\n \t\titem_dir = BNXT_ULP_DIR_INVALID;\n \t\tethdev_id = port_spec->id;\n \t\tmask = port_mask->id;\n+\n+\t\tif (!port_mask->id) {\n+\t\t\tULP_BITMAP_SET(params->hdr_bitmap.bits, BNXT_ULP_HDR_BIT_SVIF_IGNORE);\n+\t\t\tmask = 0xff;\n+\t\t}\n \t\tbreak;\n \t}\n \tcase RTE_FLOW_ITEM_TYPE_PORT_REPRESENTOR: {\n@@ -778,7 +779,7 @@ ulp_rte_vlan_hdr_handler(const struct rte_flow_item *item,\n \t\touter_vtag_num++;\n \t\tULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_VTAG_NUM,\n \t\t\t\t    outer_vtag_num);\n-\t\tULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_NO_VTAG, 0);\n+\t\tULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_HAS_VTAG, 1);\n \t\tULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_O_ONE_VTAG, 1);\n \t\tULP_BITMAP_SET(params->hdr_bitmap.bits,\n \t\t\t       BNXT_ULP_HDR_BIT_OO_VLAN);\n@@ -808,7 +809,7 @@ ulp_rte_vlan_hdr_handler(const struct rte_flow_item *item,\n \t\tinner_vtag_num++;\n \t\tULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_VTAG_NUM,\n \t\t\t\t    inner_vtag_num);\n-\t\tULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_NO_VTAG, 0);\n+\t\tULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_HAS_VTAG, 1);\n \t\tULP_COMP_FLD_IDX_WR(params, BNXT_ULP_CF_IDX_I_ONE_VTAG, 1);\n \t\tULP_BITMAP_SET(params->hdr_bitmap.bits,\n \t\t\t       BNXT_ULP_HDR_BIT_IO_VLAN);\ndiff --git a/drivers/net/bnxt/tf_ulp/ulp_template_struct.h b/drivers/net/bnxt/tf_ulp/ulp_template_struct.h\nindex 3dcc6dbc0c..fb6fb3553b 100644\n--- a/drivers/net/bnxt/tf_ulp/ulp_template_struct.h\n+++ b/drivers/net/bnxt/tf_ulp/ulp_template_struct.h\n@@ -1,5 +1,5 @@\n /* SPDX-License-Identifier: BSD-3-Clause\n- * Copyright(c) 2014-2021 Broadcom\n+ * Copyright(c) 2014-2023 Broadcom\n  * All rights reserved.\n  */\n \n@@ -171,7 +171,7 @@ extern struct bnxt_ulp_act_match_info ulp_act_match_list[];\n /* Device Specific Tables for mapper */\n struct bnxt_ulp_mapper_cond_info {\n \tenum bnxt_ulp_cond_opc cond_opcode;\n-\tuint32_t cond_operand;\n+\tuint64_t cond_operand;\n };\n \n struct bnxt_ulp_mapper_cond_list_info {\n@@ -233,10 +233,11 @@ struct bnxt_ulp_device_params {\n \tuint64_t\t\t\tpacket_count_mask;\n \tuint32_t\t\t\tbyte_count_shift;\n \tuint32_t\t\t\tpacket_count_shift;\n-\tuint32_t\t\t\tdynamic_pad_en;\n+\tuint32_t\t\t\twc_dynamic_pad_en;\n+\tuint32_t\t\t\tem_dynamic_pad_en;\n \tuint32_t\t\t\tdynamic_sram_en;\n \tuint32_t\t\t\tdyn_encap_list_size;\n-\tstruct bnxt_ulp_dyn_size_map\tdyn_encap_sizes[4];\n+\tstruct bnxt_ulp_dyn_size_map\tdyn_encap_sizes[5];\n \tuint32_t\t\t\tdyn_modify_list_size;\n \tstruct bnxt_ulp_dyn_size_map\tdyn_modify_sizes[4];\n \tuint16_t\t\t\tem_blk_size_bits;\n@@ -305,8 +306,11 @@ struct bnxt_ulp_mapper_tbl_info {\n \tenum bnxt_ulp_fdb_opc\t\tfdb_opcode;\n \tuint32_t\t\t\tfdb_operand;\n \n+\t/* Manage ref_cnt via opcode for generic tables */\n+\tenum bnxt_ulp_ref_cnt_opc\tref_cnt_opcode;\n+\n \t/* Shared session */\n-\tenum bnxt_ulp_shared_session\tshared_session;\n+\tenum bnxt_ulp_session_type\tsession_type;\n };\n \n struct bnxt_ulp_mapper_field_info {\n@@ -340,6 +344,7 @@ struct bnxt_ulp_glb_resource_info {\n \tuint8_t\t\t\t\tapp_id;\n \tenum bnxt_ulp_device_id\t\tdevice_id;\n \tenum tf_dir\t\t\tdirection;\n+\tenum bnxt_ulp_session_type\tsession_type;\n \tenum bnxt_ulp_resource_func\tresource_func;\n \tuint32_t\t\t\tresource_type; /* TF_ enum type */\n \tenum bnxt_ulp_glb_rf_idx\tglb_regfile_index;\n@@ -349,6 +354,7 @@ struct bnxt_ulp_resource_resv_info {\n \tuint8_t\t\t\t\tapp_id;\n \tenum bnxt_ulp_device_id\t\tdevice_id;\n \tenum tf_dir\t\t\tdirection;\n+\tenum bnxt_ulp_session_type\tsession_type;\n \tenum bnxt_ulp_resource_func\tresource_func;\n \tuint32_t\t\t\tresource_type; /* TF_ enum type */\n \tuint32_t\t\t\tcount;\n@@ -356,7 +362,13 @@ struct bnxt_ulp_resource_resv_info {\n \n struct bnxt_ulp_app_capabilities_info {\n \tuint8_t\t\t\t\tapp_id;\n+\tuint32_t\t\t\tvxlan_port;\n+\tuint32_t\t\t\tvxlan_ip_port;\n \tenum bnxt_ulp_device_id\t\tdevice_id;\n+\tuint32_t\t\t\tupgrade_fw_update;\n+\tuint8_t\t\t\t\tha_pool_id;\n+\tuint8_t\t\t\t\tha_reg_state;\n+\tuint8_t\t\t\t\tha_reg_cnt;\n \tuint32_t\t\t\tflags;\n };\n \n",
    "prefixes": [
        "v4",
        "05/11"
    ]
}