Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/130669/?format=api
{ "id": 130669, "url": "http://patchwork.dpdk.org/api/patches/130669/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20230823070855.27532-8-hemant.agrawal@nxp.com/", "project": { "id": 1, "url": "http://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20230823070855.27532-8-hemant.agrawal@nxp.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20230823070855.27532-8-hemant.agrawal@nxp.com", "date": "2023-08-23T07:08:50", "name": "[07/12] crypto/dpaa2_sec: enhance dpaa FD FL FMT offset set", "commit_ref": null, "pull_url": null, "state": "changes-requested", "archived": true, "hash": "6b40e5ed9ee861c10a21e34edc704db5b6b424c3", "submitter": { "id": 477, "url": "http://patchwork.dpdk.org/api/people/477/?format=api", "name": "Hemant Agrawal", "email": "hemant.agrawal@nxp.com" }, "delegate": { "id": 6690, "url": "http://patchwork.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20230823070855.27532-8-hemant.agrawal@nxp.com/mbox/", "series": [ { "id": 29321, "url": "http://patchwork.dpdk.org/api/series/29321/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=29321", "date": "2023-08-23T07:08:43", "name": "crypto/dpaax_sec: misc enhancements", "version": 1, "mbox": "http://patchwork.dpdk.org/series/29321/mbox/" } ], "comments": "http://patchwork.dpdk.org/api/patches/130669/comments/", "check": "warning", "checks": "http://patchwork.dpdk.org/api/patches/130669/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id BAFAB430DE;\n\tWed, 23 Aug 2023 09:10:04 +0200 (CEST)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id B16B143275;\n\tWed, 23 Aug 2023 09:09:25 +0200 (CEST)", "from EUR04-DB3-obe.outbound.protection.outlook.com\n (mail-db3eur04on2044.outbound.protection.outlook.com [40.107.6.44])\n by mails.dpdk.org (Postfix) with ESMTP id 4B46743267\n for <dev@dpdk.org>; Wed, 23 Aug 2023 09:09:22 +0200 (CEST)", "from PAXPR04MB9328.eurprd04.prod.outlook.com (2603:10a6:102:2b6::15)\n by PA4PR04MB9711.eurprd04.prod.outlook.com (2603:10a6:102:267::17)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6699.26; Wed, 23 Aug\n 2023 07:09:21 +0000", "from PAXPR04MB9328.eurprd04.prod.outlook.com\n ([fe80::450d:89ac:4f6a:6ae2]) by PAXPR04MB9328.eurprd04.prod.outlook.com\n ([fe80::450d:89ac:4f6a:6ae2%4]) with mapi id 15.20.6699.020; Wed, 23 Aug 2023\n 07:09:21 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=S0w5OtxKFr0gLGIxXnAmSYRD4ySfkDO4AXm8rgrTLLXwlf91/7M+vd2BzqHWi/qgxtthbsRn09A9to6RMwhLGqVeRVrX8eQfh7Zo7BvLGb0VVhs7C+/6jnXyuANmXu22igGrtmUttSxv/gCiNzHHSfeVF01QimOSGt9C48lzuutpmSZcanSro7NPOaIx+BhCCSUIq8JyI+Yos5dAU6qmEWjmezai0yxyQI4qYDcDMwtR1mOLIpX/cBUD4ce1psD3zCG1t0KGBXfFyTLOR/xDUWcCykuL1cc5957cjp6xEqCVKOPMlVoe0E8qLesgXhFS4poiT8/gGaM9zBJm7wpPtA==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=7Y58+o7G8V+px1fttpaff/87UKQWVFJBS+pt2/We4Oc=;\n b=oGgvPH3XsLZ7P/JRurPue+JeDHQCFh7AUW2x/rFvYH/ZJ6TGVtsbMpvhamfzGJ7pyiYt+IUDmqjEiroFktqbfni1HppSFTeP/4F5nf4Yq1w4inS43MGnaCvzxbS8xceB7awFx7oGzbptkFhmu54T7JMc+5Z9NUG2/SfbLlzKdxBdSuKTxLDZ66H9QqAwhbb0FTYAJDzukZ2XQdGasR/7xKKVN6cnuVETNjfuec68RGxfnPYGEoGAMmxX396BcWfSphsm7n3d2WdZgtq/Ha0o2/7wpdvL8rWjblvwwUZk9xivUTRe8TfhQHeGEwBC/C74pdEhLJt4N0bDmwa8P4fTqQ==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass\n header.d=nxp.com; arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=7Y58+o7G8V+px1fttpaff/87UKQWVFJBS+pt2/We4Oc=;\n b=A6puuL33Uv8dhd+++OJdhYQN4qIHmTyJjjB4qnYqbT1KGuFMUPn064UNgOXS0mb5ogQqfYw47KtcUfi0MzoS7bnh2TygkKVsNt4bvDH44L/uCdFG607bB05XmvuoJaGmgCfxQPDvAkWuI5pI1hM+5dMVM8MNG9fupALLwTUb6Cw=", "Authentication-Results": "dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=nxp.com;", "From": "Hemant Agrawal <hemant.agrawal@nxp.com>", "To": "dev@dpdk.org", "Cc": "gakhil@marvell.com,\n\tApeksha Gupta <apeksha.gupta@nxp.com>", "Subject": "[PATCH 07/12] crypto/dpaa2_sec: enhance dpaa FD FL FMT offset set", "Date": "Wed, 23 Aug 2023 12:38:50 +0530", "Message-Id": "<20230823070855.27532-8-hemant.agrawal@nxp.com>", "X-Mailer": "git-send-email 2.17.1", "In-Reply-To": "<20230823070855.27532-1-hemant.agrawal@nxp.com>", "References": "<20230823070855.27532-1-hemant.agrawal@nxp.com>", "Content-Type": "text/plain", "X-ClientProxiedBy": "SG2PR02CA0072.apcprd02.prod.outlook.com\n (2603:1096:4:54::36) To PAXPR04MB9328.eurprd04.prod.outlook.com\n (2603:10a6:102:2b6::15)", "MIME-Version": "1.0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "PAXPR04MB9328:EE_|PA4PR04MB9711:EE_", "X-MS-Office365-Filtering-Correlation-Id": "47909b11-0616-48c8-670d-08dba3a7df7e", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n xMChFOqVJXUYuGZSJloMksB/2INYykYAJgiCuP6PypoZ6l+NEgQYKAf8uEEpxmDJqa/lXvUAeAKDiTBlty4GcWkhuHQ1aCHrBxyUySdOQShmIGGkbVpOGWJLxw3LvnRtb1B/M6F8O0JLaIlP81dLrp5TNKvERbSVZ7R1l/BB/n+iy6/65eTfJnNAZjZD2eL9piafo/uVTJyk0MJh+we+/PLWd1zxY+SaiqB5mgefuKpcvdIReLEuQrNMVIP4A2pitC8Gs4hiC/ePXsOtzR8Wrkhb+Rrt7R7IBGB4SZzOfu0AzhttbVEYjNueknx0R/irfad4rIIAccZTuBLUPsM0dELB7BSuAGsoM+pP/lxHcrVVLEga7G62T4n5HGHG7gG8/Wf5H9getdSN9TY1aJXWvljeO5bnBtv9wNq4ObMAV1p/9zIYG5+BrrFMWKhy+4oM/rgER0Vi6TyMBb6wvtXKcy5ymuwfqGRcHtlMf56KlgeBjwjw1+sDfzn5L0fQXQDKMYOqmZrXtRRmbljS4VODfhmPOk79Pd0xkghSzwDXDl8k3YlkBhz5rXBI4H7Uh9yaYuCGQrYbJE8m2rA1gzVy1J4R0bJfzhYmoUcPiA3iTyc=", "X-Forefront-Antispam-Report": "CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:PAXPR04MB9328.eurprd04.prod.outlook.com; PTR:; CAT:NONE;\n SFS:(13230031)(39860400002)(366004)(346002)(136003)(376002)(396003)(1800799009)(451199024)(186009)(30864003)(83380400001)(2906002)(52116002)(66946007)(6486002)(6506007)(478600001)(2616005)(26005)(5660300002)(44832011)(1076003)(4326008)(8936002)(8676002)(38100700002)(38350700002)(6666004)(66556008)(316002)(6916009)(66476007)(41300700001)(6512007)(86362001)(36756003);\n DIR:OUT; SFP:1101;", "X-MS-Exchange-AntiSpam-MessageData-ChunkCount": "1", "X-MS-Exchange-AntiSpam-MessageData-0": "\n RtJjIoCY7MjJYsb593hz5aFDlItnZnvB7CI54twppPvuZbaVcmawSfd2xKxflTfjqMJPnA0cNMF9GMAh2xCzpo6RgzYvLP7NJZRsRF26K5i1Hhc5SCJg/0jaz7tYji+rQ0T+Lvi9TLYhLXVc8gzvcAYxEE9ECXq1vdcNsil3acQX/RsQka/E2WgMsEST9LTzS0LoX1hR/nCdA4OHeEHRKJdl48mn6gAQ/BFADb2MLnlD1qgVDI/7oWnQFN0+0Huz5Q3fPwOH7R9RAcVF/Kp4Rvnz/Yivc2ClaCzAsO30CDXZa1S19kc9nd+rAWxEgadj2Z0s9iwr1Jj4Bt2Xvl0yCM1FjbGDePvuFF33cEjcrtSI8n1OA85ul80/VGngFllUvF2Z9Evz80615VdmbGKmLGjfAdirw+lzA7KbL4P/zv2sg28BR69PAfNxj45mciA1e5HdVyqmG/rf71Hunt0jUy8SbA6hrRYEBNhF6qFLbbTZtympKDM3GOV4yUuRjpD6mqPfiUzr26UPfAesSOBCRmktz3m4F1GLdWVtdPUsBKBEgBzdhpDGb2IHbhh3+hmlkuBdN8PT3EYhbmOtR/eXLG+kFh4ls/hfzVB6sthxM/goZFGgfSRhsSoVOQ83oAfzMn0LTYSQNbNH+3u0VoJF+r5QubxlbqxV4WvMHPbkVhR1SxlY8EEZbLlXAA3oSGv7HgXiWa602L9XNGb+5S/xYcgHvDCFWSdJwhS3h30FomRJNG4a+UwaEFpLf65QsloALoiEeZhreiInungjkd8WA3/nvCF2583qnTdC/Jzd5WdruX6TbKzAIW7unubPu7Gv6ADFTtoquoinc7Nf8oOQ/6L7/GD6bdNX8ZOV7c8ATcxY7JPPLMFLwRTCv8nwsMa2kiOiyFT3ZKv7QCwcmGBfaZCFIQlM7DN6erEffqgQeSTBOrx16m3uYT2Ijifkyy9tp09xtKer/RdWtTuNhT6hOiqR/oCbxmRx9kcwW1W2+7N6SON7xlGZQqu4bb/B3dc0f03qiDGxFvW+kMG6qJHLZghswm6EZS3mpPV2Rd5OpGGgGk7Z0YfFBbzuvNKgJ8ZRSSRxBEL87oIG9NsWcpQk2DmIhWHBP7scJ4sDKBhJQ1v1EplqpyepZZeqxe7VHK3YE78eQv6JcJx91eJeCxkmVh2/bq51n5ybjx653Jx2mKx6zyQL/Bb1alDSFXkkVscoi+2AfZln02+XITfRhuu+MXbkcyKjJq+EdNhdaw97A1iAes8vnRHdZlW9r29gJ269aXNQd92Gv7bnoSHAqpd1bSLUhy9FEHZrbKqu6QSdsdMRKlU9+gsoI5A+bQj5w9my1bqfMFVUdkqh5jxWcTFXOlVP+6Rm9RLnUOMniMfsbhnNm7+7ZdNd4l56GojQ8b/PgUV/fGsanMpTibSzXCsiNF3rRa/ZzSZBvJnl4pHnJd4LgH5oLajZRjVuJ/pIsLvxTzCpF38xR2rCjQg8mHaGP6fCtsbEQUDgPVLL6d7QfbFG/wSrAcdI0Jle1YQ1e3xJ/UlLCQBUBQAy/WphUc/RWEupUejUuFVD0jSkcnE8Ni5mXvqTB1E9LHP4qQCBbhVbzx2HDvSbj+cEEYM9LpTUgA==", "X-OriginatorOrg": "nxp.com", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 47909b11-0616-48c8-670d-08dba3a7df7e", "X-MS-Exchange-CrossTenant-AuthSource": "PAXPR04MB9328.eurprd04.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Internal", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "23 Aug 2023 07:09:20.9341 (UTC)", "X-MS-Exchange-CrossTenant-FromEntityHeader": "Hosted", "X-MS-Exchange-CrossTenant-Id": "686ea1d3-bc2b-4c6f-a92c-d99c5c301635", "X-MS-Exchange-CrossTenant-MailboxType": "HOSTED", "X-MS-Exchange-CrossTenant-UserPrincipalName": "\n 0CSLAWYtDJ5Z/thFta7ThkrteAwYJ8rn2WEO9QRTnh/DCrwMqLGGQ9Euc50pTb9smN6RducqVRYCkYn/I4lmAw==", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "PA4PR04MB9711", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "From: Apeksha Gupta <apeksha.gupta@nxp.com>\n\nThe macro DPAA2_SET_FLE_OFFSET(fle, offset) only works for masking the\noffset upto with 12 bits. When the offset value is more that 12 bits,\nthis macro may over writing the FMT/SL/F bits which are beyond the\noffset bits.\nThe FLE_ADDR is modified to FLE_ADDR + OFFSET, and the FLE_OFFSET\nis made to 0.\n\nSigned-off-by: Apeksha Gupta <apeksha.gupta@nxp.com>\n---\n drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c | 87 +++++++--------------\n drivers/crypto/dpaa2_sec/dpaa2_sec_raw_dp.c | 47 +++--------\n drivers/net/dpaa2/dpaa2_rxtx.c | 3 +-\n 3 files changed, 38 insertions(+), 99 deletions(-)", "diff": "diff --git a/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c b/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c\nindex 0a0b7f15af..36f08afccc 100644\n--- a/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c\n+++ b/drivers/crypto/dpaa2_sec/dpaa2_sec_dpseci.c\n@@ -138,16 +138,14 @@ build_proto_compound_sg_fd(dpaa2_sec_session *sess,\n \tDPAA2_SET_FLE_ADDR(op_fle, DPAA2_VADDR_TO_IOVA(sge));\n \n \t/* Configure Output SGE for Encap/Decap */\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf));\n \t/* o/p segs */\n \twhile (mbuf->next) {\n \t\tsge->length = mbuf->data_len;\n \t\tout_len += sge->length;\n \t\tsge++;\n \t\tmbuf = mbuf->next;\n-\t\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\t\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off);\n+\t\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf));\n \t}\n \t/* using buf_len for last buf - so that extra data can be added */\n \tsge->length = mbuf->buf_len - mbuf->data_off;\n@@ -165,8 +163,7 @@ build_proto_compound_sg_fd(dpaa2_sec_session *sess,\n \tDPAA2_SET_FLE_FIN(ip_fle);\n \n \t/* Configure input SGE for Encap/Decap */\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf));\n \tsge->length = mbuf->data_len;\n \tin_len += sge->length;\n \n@@ -174,8 +171,7 @@ build_proto_compound_sg_fd(dpaa2_sec_session *sess,\n \t/* i/p segs */\n \twhile (mbuf) {\n \t\tsge++;\n-\t\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\t\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off);\n+\t\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf));\n \t\tsge->length = mbuf->data_len;\n \t\tin_len += sge->length;\n \t\tmbuf = mbuf->next;\n@@ -247,13 +243,11 @@ build_proto_compound_fd(dpaa2_sec_session *sess,\n \tDPAA2_SET_FD_FLC(fd, DPAA2_VADDR_TO_IOVA(flc));\n \n \t/* Configure Output FLE with dst mbuf data */\n-\tDPAA2_SET_FLE_ADDR(op_fle, DPAA2_MBUF_VADDR_TO_IOVA(dst_mbuf));\n-\tDPAA2_SET_FLE_OFFSET(op_fle, dst_mbuf->data_off);\n+\tDPAA2_SET_FLE_ADDR(op_fle, rte_pktmbuf_iova(dst_mbuf));\n \tDPAA2_SET_FLE_LEN(op_fle, dst_mbuf->buf_len);\n \n \t/* Configure Input FLE with src mbuf data */\n-\tDPAA2_SET_FLE_ADDR(ip_fle, DPAA2_MBUF_VADDR_TO_IOVA(src_mbuf));\n-\tDPAA2_SET_FLE_OFFSET(ip_fle, src_mbuf->data_off);\n+\tDPAA2_SET_FLE_ADDR(ip_fle, rte_pktmbuf_iova(src_mbuf));\n \tDPAA2_SET_FLE_LEN(ip_fle, src_mbuf->pkt_len);\n \n \tDPAA2_SET_FD_LEN(fd, ip_fle->length);\n@@ -373,16 +367,14 @@ build_authenc_gcm_sg_fd(dpaa2_sec_session *sess,\n \t\t\tsym_op->aead.data.length;\n \n \t/* Configure Output SGE for Encap/Decap */\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off + sym_op->aead.data.offset);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf) + sym_op->aead.data.offset);\n \tsge->length = mbuf->data_len - sym_op->aead.data.offset;\n \n \tmbuf = mbuf->next;\n \t/* o/p segs */\n \twhile (mbuf) {\n \t\tsge++;\n-\t\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\t\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off);\n+\t\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf));\n \t\tsge->length = mbuf->data_len;\n \t\tmbuf = mbuf->next;\n \t}\n@@ -420,17 +412,14 @@ build_authenc_gcm_sg_fd(dpaa2_sec_session *sess,\n \t\tsge++;\n \t}\n \n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\tDPAA2_SET_FLE_OFFSET(sge, sym_op->aead.data.offset +\n-\t\t\t\tmbuf->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf) + sym_op->aead.data.offset);\n \tsge->length = mbuf->data_len - sym_op->aead.data.offset;\n \n \tmbuf = mbuf->next;\n \t/* i/p segs */\n \twhile (mbuf) {\n \t\tsge++;\n-\t\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\t\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off);\n+\t\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf));\n \t\tsge->length = mbuf->data_len;\n \t\tmbuf = mbuf->next;\n \t}\n@@ -535,8 +524,7 @@ build_authenc_gcm_fd(dpaa2_sec_session *sess,\n \tDPAA2_SET_FLE_SG_EXT(fle);\n \n \t/* Configure Output SGE for Encap/Decap */\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(dst));\n-\tDPAA2_SET_FLE_OFFSET(sge, dst->data_off + sym_op->aead.data.offset);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(dst) + sym_op->aead.data.offset);\n \tsge->length = sym_op->aead.data.length;\n \n \tif (sess->dir == DIR_ENC) {\n@@ -571,9 +559,7 @@ build_authenc_gcm_fd(dpaa2_sec_session *sess,\n \t\tsge++;\n \t}\n \n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(sym_op->m_src));\n-\tDPAA2_SET_FLE_OFFSET(sge, sym_op->aead.data.offset +\n-\t\t\t\tsym_op->m_src->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(sym_op->m_src) + sym_op->aead.data.offset);\n \tsge->length = sym_op->aead.data.length;\n \tif (sess->dir == DIR_DEC) {\n \t\tsge++;\n@@ -666,16 +652,14 @@ build_authenc_sg_fd(dpaa2_sec_session *sess,\n \t\t\tsym_op->cipher.data.length;\n \n \t/* Configure Output SGE for Encap/Decap */\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off + sym_op->auth.data.offset);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf) + sym_op->auth.data.offset);\n \tsge->length = mbuf->data_len - sym_op->auth.data.offset;\n \n \tmbuf = mbuf->next;\n \t/* o/p segs */\n \twhile (mbuf) {\n \t\tsge++;\n-\t\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\t\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off);\n+\t\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf));\n \t\tsge->length = mbuf->data_len;\n \t\tmbuf = mbuf->next;\n \t}\n@@ -706,17 +690,14 @@ build_authenc_sg_fd(dpaa2_sec_session *sess,\n \tsge->length = sess->iv.length;\n \n \tsge++;\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\tDPAA2_SET_FLE_OFFSET(sge, sym_op->auth.data.offset +\n-\t\t\t\tmbuf->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf) + sym_op->auth.data.offset);\n \tsge->length = mbuf->data_len - sym_op->auth.data.offset;\n \n \tmbuf = mbuf->next;\n \t/* i/p segs */\n \twhile (mbuf) {\n \t\tsge++;\n-\t\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\t\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off);\n+\t\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf));\n \t\tsge->length = mbuf->data_len;\n \t\tmbuf = mbuf->next;\n \t}\n@@ -830,9 +811,7 @@ build_authenc_fd(dpaa2_sec_session *sess,\n \tDPAA2_SET_FLE_SG_EXT(fle);\n \n \t/* Configure Output SGE for Encap/Decap */\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(dst));\n-\tDPAA2_SET_FLE_OFFSET(sge, sym_op->cipher.data.offset +\n-\t\t\t\tdst->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(dst) + sym_op->cipher.data.offset);\n \tsge->length = sym_op->cipher.data.length;\n \n \tif (sess->dir == DIR_ENC) {\n@@ -862,9 +841,7 @@ build_authenc_fd(dpaa2_sec_session *sess,\n \tsge->length = sess->iv.length;\n \tsge++;\n \n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(sym_op->m_src));\n-\tDPAA2_SET_FLE_OFFSET(sge, sym_op->auth.data.offset +\n-\t\t\t\tsym_op->m_src->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(sym_op->m_src) + sym_op->auth.data.offset);\n \tsge->length = sym_op->auth.data.length;\n \tif (sess->dir == DIR_DEC) {\n \t\tsge++;\n@@ -965,8 +942,7 @@ static inline int build_auth_sg_fd(\n \t\tsge++;\n \t}\n \t/* i/p 1st seg */\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\tDPAA2_SET_FLE_OFFSET(sge, data_offset + mbuf->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf) + data_offset);\n \n \tif (data_len <= (mbuf->data_len - data_offset)) {\n \t\tsge->length = data_len;\n@@ -978,8 +954,7 @@ static inline int build_auth_sg_fd(\n \t\twhile ((data_len = data_len - sge->length) &&\n \t\t (mbuf = mbuf->next)) {\n \t\t\tsge++;\n-\t\t\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\t\t\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off);\n+\t\t\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf));\n \t\t\tif (data_len > mbuf->data_len)\n \t\t\t\tsge->length = mbuf->data_len;\n \t\t\telse\n@@ -1097,8 +1072,7 @@ build_auth_fd(dpaa2_sec_session *sess, struct rte_crypto_op *op,\n \t}\n \n \t/* Setting data to authenticate */\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(sym_op->m_src));\n-\tDPAA2_SET_FLE_OFFSET(sge, data_offset + sym_op->m_src->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(sym_op->m_src) + data_offset);\n \tsge->length = data_len;\n \n \tif (sess->dir == DIR_DEC) {\n@@ -1183,16 +1157,14 @@ build_cipher_sg_fd(dpaa2_sec_session *sess, struct rte_crypto_op *op,\n \tDPAA2_SET_FLE_SG_EXT(op_fle);\n \n \t/* o/p 1st seg */\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\tDPAA2_SET_FLE_OFFSET(sge, data_offset + mbuf->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf) + data_offset);\n \tsge->length = mbuf->data_len - data_offset;\n \n \tmbuf = mbuf->next;\n \t/* o/p segs */\n \twhile (mbuf) {\n \t\tsge++;\n-\t\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\t\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off);\n+\t\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf));\n \t\tsge->length = mbuf->data_len;\n \t\tmbuf = mbuf->next;\n \t}\n@@ -1212,22 +1184,19 @@ build_cipher_sg_fd(dpaa2_sec_session *sess, struct rte_crypto_op *op,\n \n \t/* i/p IV */\n \tDPAA2_SET_FLE_ADDR(sge, DPAA2_VADDR_TO_IOVA(iv_ptr));\n-\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \tsge->length = sess->iv.length;\n \n \tsge++;\n \n \t/* i/p 1st seg */\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\tDPAA2_SET_FLE_OFFSET(sge, data_offset + mbuf->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf) + data_offset);\n \tsge->length = mbuf->data_len - data_offset;\n \n \tmbuf = mbuf->next;\n \t/* i/p segs */\n \twhile (mbuf) {\n \t\tsge++;\n-\t\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(mbuf));\n-\t\tDPAA2_SET_FLE_OFFSET(sge, mbuf->data_off);\n+\t\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(mbuf));\n \t\tsge->length = mbuf->data_len;\n \t\tmbuf = mbuf->next;\n \t}\n@@ -1328,8 +1297,7 @@ build_cipher_fd(dpaa2_sec_session *sess, struct rte_crypto_op *op,\n \t\tsess->iv.length,\n \t\tsym_op->m_src->data_off);\n \n-\tDPAA2_SET_FLE_ADDR(fle, DPAA2_MBUF_VADDR_TO_IOVA(dst));\n-\tDPAA2_SET_FLE_OFFSET(fle, data_offset + dst->data_off);\n+\tDPAA2_SET_FLE_ADDR(fle, rte_pktmbuf_iova(dst) + data_offset);\n \n \tfle->length = data_len + sess->iv.length;\n \n@@ -1349,8 +1317,7 @@ build_cipher_fd(dpaa2_sec_session *sess, struct rte_crypto_op *op,\n \tsge->length = sess->iv.length;\n \n \tsge++;\n-\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(sym_op->m_src));\n-\tDPAA2_SET_FLE_OFFSET(sge, data_offset + sym_op->m_src->data_off);\n+\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(sym_op->m_src) + data_offset);\n \n \tsge->length = data_len;\n \tDPAA2_SET_FLE_FIN(sge);\ndiff --git a/drivers/crypto/dpaa2_sec/dpaa2_sec_raw_dp.c b/drivers/crypto/dpaa2_sec/dpaa2_sec_raw_dp.c\nindex 36c79e450a..4754b9d6f8 100644\n--- a/drivers/crypto/dpaa2_sec/dpaa2_sec_raw_dp.c\n+++ b/drivers/crypto/dpaa2_sec/dpaa2_sec_raw_dp.c\n@@ -95,29 +95,25 @@ build_raw_dp_chain_fd(uint8_t *drv_ctx,\n \t/* OOP */\n \tif (dest_sgl) {\n \t\t/* Configure Output SGE for Encap/Decap */\n-\t\tDPAA2_SET_FLE_ADDR(sge, dest_sgl->vec[0].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, ofs.ofs.cipher.head);\n+\t\tDPAA2_SET_FLE_ADDR(sge, dest_sgl->vec[0].iova + ofs.ofs.cipher.head);\n \t\tsge->length = dest_sgl->vec[0].len - ofs.ofs.cipher.head;\n \n \t\t/* o/p segs */\n \t\tfor (i = 1; i < dest_sgl->num; i++) {\n \t\t\tsge++;\n \t\t\tDPAA2_SET_FLE_ADDR(sge, dest_sgl->vec[i].iova);\n-\t\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\t\tsge->length = dest_sgl->vec[i].len;\n \t\t}\n \t\tsge->length -= ofs.ofs.cipher.tail;\n \t} else {\n \t\t/* Configure Output SGE for Encap/Decap */\n-\t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, ofs.ofs.cipher.head);\n+\t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova + ofs.ofs.cipher.head);\n \t\tsge->length = sgl->vec[0].len - ofs.ofs.cipher.head;\n \n \t\t/* o/p segs */\n \t\tfor (i = 1; i < sgl->num; i++) {\n \t\t\tsge++;\n \t\t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[i].iova);\n-\t\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\t\tsge->length = sgl->vec[i].len;\n \t\t}\n \t\tsge->length -= ofs.ofs.cipher.tail;\n@@ -148,14 +144,12 @@ build_raw_dp_chain_fd(uint8_t *drv_ctx,\n \tsge->length = sess->iv.length;\n \n \tsge++;\n-\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova);\n-\tDPAA2_SET_FLE_OFFSET(sge, ofs.ofs.auth.head);\n+\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova + ofs.ofs.auth.head);\n \tsge->length = sgl->vec[0].len - ofs.ofs.auth.head;\n \n \tfor (i = 1; i < sgl->num; i++) {\n \t\tsge++;\n \t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[i].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\tsge->length = sgl->vec[i].len;\n \t}\n \n@@ -244,28 +238,24 @@ build_raw_dp_aead_fd(uint8_t *drv_ctx,\n \t/* OOP */\n \tif (dest_sgl) {\n \t\t/* Configure Output SGE for Encap/Decap */\n-\t\tDPAA2_SET_FLE_ADDR(sge, dest_sgl->vec[0].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, ofs.ofs.cipher.head);\n+\t\tDPAA2_SET_FLE_ADDR(sge, dest_sgl->vec[0].iova + ofs.ofs.cipher.head);\n \t\tsge->length = dest_sgl->vec[0].len - ofs.ofs.cipher.head;\n \n \t\t/* o/p segs */\n \t\tfor (i = 1; i < dest_sgl->num; i++) {\n \t\t\tsge++;\n \t\t\tDPAA2_SET_FLE_ADDR(sge, dest_sgl->vec[i].iova);\n-\t\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\t\tsge->length = dest_sgl->vec[i].len;\n \t\t}\n \t} else {\n \t\t/* Configure Output SGE for Encap/Decap */\n-\t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, ofs.ofs.cipher.head);\n+\t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova + ofs.ofs.cipher.head);\n \t\tsge->length = sgl->vec[0].len - ofs.ofs.cipher.head;\n \n \t\t/* o/p segs */\n \t\tfor (i = 1; i < sgl->num; i++) {\n \t\t\tsge++;\n \t\t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[i].iova);\n-\t\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\t\tsge->length = sgl->vec[i].len;\n \t\t}\n \t}\n@@ -299,15 +289,13 @@ build_raw_dp_aead_fd(uint8_t *drv_ctx,\n \t\tsge++;\n \t}\n \n-\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova);\n-\tDPAA2_SET_FLE_OFFSET(sge, ofs.ofs.cipher.head);\n+\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova + ofs.ofs.cipher.head);\n \tsge->length = sgl->vec[0].len - ofs.ofs.cipher.head;\n \n \t/* i/p segs */\n \tfor (i = 1; i < sgl->num; i++) {\n \t\tsge++;\n \t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[i].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\tsge->length = sgl->vec[i].len;\n \t}\n \n@@ -412,8 +400,7 @@ build_raw_dp_auth_fd(uint8_t *drv_ctx,\n \t\tsge++;\n \t}\n \t/* i/p 1st seg */\n-\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova);\n-\tDPAA2_SET_FLE_OFFSET(sge, data_offset);\n+\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova + data_offset);\n \n \tif (data_len <= (int)(sgl->vec[0].len - data_offset)) {\n \t\tsge->length = data_len;\n@@ -423,7 +410,6 @@ build_raw_dp_auth_fd(uint8_t *drv_ctx,\n \t\tfor (i = 1; i < sgl->num; i++) {\n \t\t\tsge++;\n \t\t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[i].iova);\n-\t\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\t\tsge->length = sgl->vec[i].len;\n \t\t}\n \t}\n@@ -502,14 +488,12 @@ build_raw_dp_proto_fd(uint8_t *drv_ctx,\n \tif (dest_sgl) {\n \t\t/* Configure Output SGE for Encap/Decap */\n \t\tDPAA2_SET_FLE_ADDR(sge, dest_sgl->vec[0].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\tsge->length = dest_sgl->vec[0].len;\n \t\tout_len += sge->length;\n \t\t/* o/p segs */\n \t\tfor (i = 1; i < dest_sgl->num; i++) {\n \t\t\tsge++;\n \t\t\tDPAA2_SET_FLE_ADDR(sge, dest_sgl->vec[i].iova);\n-\t\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\t\tsge->length = dest_sgl->vec[i].len;\n \t\t\tout_len += sge->length;\n \t\t}\n@@ -518,14 +502,12 @@ build_raw_dp_proto_fd(uint8_t *drv_ctx,\n \t} else {\n \t\t/* Configure Output SGE for Encap/Decap */\n \t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\tsge->length = sgl->vec[0].len;\n \t\tout_len += sge->length;\n \t\t/* o/p segs */\n \t\tfor (i = 1; i < sgl->num; i++) {\n \t\t\tsge++;\n \t\t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[i].iova);\n-\t\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\t\tsge->length = sgl->vec[i].len;\n \t\t\tout_len += sge->length;\n \t\t}\n@@ -545,14 +527,12 @@ build_raw_dp_proto_fd(uint8_t *drv_ctx,\n \n \t/* Configure input SGE for Encap/Decap */\n \tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova);\n-\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \tsge->length = sgl->vec[0].len;\n \tin_len += sge->length;\n \t/* i/p segs */\n \tfor (i = 1; i < sgl->num; i++) {\n \t\tsge++;\n \t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[i].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\tsge->length = sgl->vec[i].len;\n \t\tin_len += sge->length;\n \t}\n@@ -638,28 +618,24 @@ build_raw_dp_cipher_fd(uint8_t *drv_ctx,\n \t/* OOP */\n \tif (dest_sgl) {\n \t\t/* o/p 1st seg */\n-\t\tDPAA2_SET_FLE_ADDR(sge, dest_sgl->vec[0].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, data_offset);\n+\t\tDPAA2_SET_FLE_ADDR(sge, dest_sgl->vec[0].iova + data_offset);\n \t\tsge->length = dest_sgl->vec[0].len - data_offset;\n \n \t\t/* o/p segs */\n \t\tfor (i = 1; i < dest_sgl->num; i++) {\n \t\t\tsge++;\n \t\t\tDPAA2_SET_FLE_ADDR(sge, dest_sgl->vec[i].iova);\n-\t\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\t\tsge->length = dest_sgl->vec[i].len;\n \t\t}\n \t} else {\n \t\t/* o/p 1st seg */\n-\t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, data_offset);\n+\t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova + data_offset);\n \t\tsge->length = sgl->vec[0].len - data_offset;\n \n \t\t/* o/p segs */\n \t\tfor (i = 1; i < sgl->num; i++) {\n \t\t\tsge++;\n \t\t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[i].iova);\n-\t\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\t\tsge->length = sgl->vec[i].len;\n \t\t}\n \t}\n@@ -678,21 +654,18 @@ build_raw_dp_cipher_fd(uint8_t *drv_ctx,\n \n \t/* i/p IV */\n \tDPAA2_SET_FLE_ADDR(sge, iv->iova);\n-\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \tsge->length = sess->iv.length;\n \n \tsge++;\n \n \t/* i/p 1st seg */\n-\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova);\n-\tDPAA2_SET_FLE_OFFSET(sge, data_offset);\n+\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[0].iova + data_offset);\n \tsge->length = sgl->vec[0].len - data_offset;\n \n \t/* i/p segs */\n \tfor (i = 1; i < sgl->num; i++) {\n \t\tsge++;\n \t\tDPAA2_SET_FLE_ADDR(sge, sgl->vec[i].iova);\n-\t\tDPAA2_SET_FLE_OFFSET(sge, 0);\n \t\tsge->length = sgl->vec[i].len;\n \t}\n \tDPAA2_SET_FLE_FIN(sge);\ndiff --git a/drivers/net/dpaa2/dpaa2_rxtx.c b/drivers/net/dpaa2/dpaa2_rxtx.c\nindex 85910bbd8f..23f7c4132d 100644\n--- a/drivers/net/dpaa2/dpaa2_rxtx.c\n+++ b/drivers/net/dpaa2/dpaa2_rxtx.c\n@@ -471,8 +471,7 @@ eth_mbuf_to_sg_fd(struct rte_mbuf *mbuf,\n \t\tsge = &sgt[i];\n \t\t/*Resetting the buffer pool id and offset field*/\n \t\tsge->fin_bpid_offset = 0;\n-\t\tDPAA2_SET_FLE_ADDR(sge, DPAA2_MBUF_VADDR_TO_IOVA(cur_seg));\n-\t\tDPAA2_SET_FLE_OFFSET(sge, cur_seg->data_off);\n+\t\tDPAA2_SET_FLE_ADDR(sge, rte_pktmbuf_iova(cur_seg));\n \t\tsge->length = cur_seg->data_len;\n \t\tif (RTE_MBUF_DIRECT(cur_seg)) {\n \t\t\t/* if we are using inline SGT in same buffers\n", "prefixes": [ "07/12" ] }