Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/133660/?format=api
{ "id": 133660, "url": "http://patchwork.dpdk.org/api/patches/133660/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20231031122512.434686-11-getelson@nvidia.com/", "project": { "id": 1, "url": "http://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20231031122512.434686-11-getelson@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20231031122512.434686-11-getelson@nvidia.com", "date": "2023-10-31T12:25:12", "name": "[10/10] net/mlx5/hws: dynamic re-parse for modify header", "commit_ref": null, "pull_url": null, "state": "rejected", "archived": true, "hash": "859d9cf6f81a61c8487ac317c3c71d7151832f29", "submitter": { "id": 1882, "url": "http://patchwork.dpdk.org/api/people/1882/?format=api", "name": "Gregory Etelson", "email": "getelson@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patchwork.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20231031122512.434686-11-getelson@nvidia.com/mbox/", "series": [ { "id": 30072, "url": "http://patchwork.dpdk.org/api/series/30072/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=30072", "date": "2023-10-31T12:25:02", "name": "net/mlx5/hws: IPSEC reparse submission", "version": 1, "mbox": "http://patchwork.dpdk.org/series/30072/mbox/" } ], "comments": "http://patchwork.dpdk.org/api/patches/133660/comments/", "check": "success", "checks": "http://patchwork.dpdk.org/api/patches/133660/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 2448543252;\n\tTue, 31 Oct 2023 13:27:07 +0100 (CET)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id A62CB41148;\n\tTue, 31 Oct 2023 13:26:32 +0100 (CET)", "from NAM12-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam12on2049.outbound.protection.outlook.com [40.107.243.49])\n by mails.dpdk.org (Postfix) with ESMTP id 910A0410F1\n for <dev@dpdk.org>; Tue, 31 Oct 2023 13:26:23 +0100 (CET)", "from MN2PR19CA0006.namprd19.prod.outlook.com (2603:10b6:208:178::19)\n by BY5PR12MB4322.namprd12.prod.outlook.com (2603:10b6:a03:20a::20)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.28; Tue, 31 Oct\n 2023 12:26:21 +0000", "from BL6PEPF0001AB71.namprd02.prod.outlook.com\n (2603:10b6:208:178:cafe::5a) by MN2PR19CA0006.outlook.office365.com\n (2603:10b6:208:178::19) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.30 via Frontend\n Transport; Tue, 31 Oct 2023 12:26:20 +0000", "from mail.nvidia.com (216.228.117.160) by\n BL6PEPF0001AB71.mail.protection.outlook.com (10.167.242.164) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.6954.19 via Frontend Transport; Tue, 31 Oct 2023 12:26:20 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Tue, 31 Oct\n 2023 05:26:06 -0700", "from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Tue, 31 Oct\n 2023 05:26:03 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=XdNdf9zBxxPc1wF5XkwbxLgYWkG5KnIpxgiWj0vifEN4t0kS8Eu0EU4/oed0ZRZijM8tyAZ2B8WI/De4kIs1RtvJ59Z+UnAI7SgwmcBpIBfxSflvORkAja/6hINgKdGMOwGkzGTpDaGlANpM/ZcPM+NSb9ZkA1736PSJK7Spao656Aqucf29Hs2rq29X6zZeWemkiKn+6tgIGxL93n+g73lCP2JU3ycmKcc69rx5URoLOMJVBXWN3qgLAnYrz8ID2xBFdigr3nYwqhZ4bTXhnML+qwSaGhgYeFJR4oRZAOFRpGWxvLGn0DsvQapKJowSY874kLP21Xxcp26J60/0yA==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=szwbucu3kkHDNLdRCr53NR/eWPT7BjyckVMizUJkfYg=;\n b=eMPUPlkN8+UQvelJE/TYSGz6JBErphWwo/eM3OfQV8jty/BAI28a+ALJPmpOUmY/FNhSL0d3SpQ2n9vAlYE4QNxHhG8ZWTGyT/YK3NfcFhJ2wvJwis7IoEARE7DhotBc2ozI7vWEqaczORnUJCUOS7nQEfyOVePW1bWvemYTwFwRcHIJfr7Zuw2n7V9NyhtKu0rIutcRCW+k+RowcQegWnseFVNwRYPGkVvWGXUjrVJRRD0izzKpugBe9tmkymjM8Uwqffh5ycy8XnhjqplgFWqY1o8eD1HlU2zuDjJHx1EUcd/ktQd1W7wq8f+xOJyJlGmUCLG9dj53b4uWn8vH0Q==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=szwbucu3kkHDNLdRCr53NR/eWPT7BjyckVMizUJkfYg=;\n b=Rm4M8ZjGvMC/DaKArX1FSixFQOzE5kKxYPMWSdrWpGOZdRCJ+PdnCB4RN8yVjMrj1vIxzhF6FLyVs+rbYyZk8PY0oMfekvb3x6yps68Blp7P3fxkLZbtvBPx6ZnQttYZmxgXC5iUy89r5uw9iUAvs93/yeZbD+nMjTQAykH7oWEmHyXUlhhug5S5gUb+BjK6DLAy1Eazb3clTxc8nJ0uBvd5CARMHVvr8Y9oG7PIlD9kqBgF6CDwPRQPw2hGO3DDYbhycYyqM53bYvlBZafCzkk1AUTTihn+jBtaKjtTz64+I1IFXZjEKl8AhNEOZY8gKXvCmCyVjuyy/cEvNBzhVg==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Gregory Etelson <getelson@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "<getelson@nvidia.com>, <mkashani@nvidia.com>, <rasland@nvidia.com>, \"Alex\n Vesker\" <valex@nvidia.com>, Erez Shitrit <erezsh@nvidia.com>, Matan Azrad\n <matan@nvidia.com>, Viacheslav Ovsiienko <viacheslavo@nvidia.com>, Ori Kam\n <orika@nvidia.com>, Suanming Mou <suanmingm@nvidia.com>", "Subject": "[PATCH 10/10] net/mlx5/hws: dynamic re-parse for modify header", "Date": "Tue, 31 Oct 2023 14:25:12 +0200", "Message-ID": "<20231031122512.434686-11-getelson@nvidia.com>", "X-Mailer": "git-send-email 2.39.2", "In-Reply-To": "<20231031122512.434686-1-getelson@nvidia.com>", "References": "<20231031122512.434686-1-getelson@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.230.35]", "X-ClientProxiedBy": "rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "BL6PEPF0001AB71:EE_|BY5PR12MB4322:EE_", "X-MS-Office365-Filtering-Correlation-Id": "cd46741c-5994-40fe-7e03-08dbda0c96e8", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n H29YNhii5i1j/uawnroP060IpPNR75hsS/vX8QECAGbR41VYnD/hxXZIQV6EGet2IixQOZpn4zMoMODnl1QcqQjipULvxWbJr5Cyhqxm//IGaIUvGAiclMjGOOJNjtET3ytbb9D9ijjjH9Lp1yK1+OPLEDilaX+rSEp5H36LliAwDG5dr2rJM+0pcJIFUzNO80B94dl24cSHFN4qUd6JDKSXQPx8GVa3dcJbkLWFrSXohPwlFzJbYAmUtWgudNRj5ly0XWGTNU1ugKqbtKUbtkrUfuBiak/F24wvCnXXMRT3H6YSjELQ1KPRTH9F2c+X/zXexYylLrZhAAnPjvY/RAj0O2t7jsfoJhF6Mays+YYsDObucJCRHpSz87hBdbGEvjRjXmsHpa1b5IDErsztI4DQ4pzDVJWqMrEPyvpgtAesNjd2+3bRwWroPvRkKASulZv+sip6bQhb+d3e3vngYdWKFbpLmp4N2TRtkucwGAMuw/hK0HKD8LmUqjrJJgGQVCJqMtCUrRnK7vdIMG2dKseI56UmNeSJaIyAFPCbbnGcosNefkUTwnYvWRJ1PgMrYxJbtBpjUpMswFvEmYGPM7v+KgqbpFK/hlDhZD103vQaWlpqiDa5Jz90ZjblP+cPm6FXwenhZlEgRr848kaIYCQGm2TZpIg/CGnkMvRrgDAAH8XTg6eGBTen7QXl+LEV0GIr+wtS2dWoHCEZMuyVYmzmaUeVJtom49Oy7VC80dp7BTKoKWIvwhbye4gvYX88", "X-Forefront-Antispam-Report": "CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE;\n SFS:(13230031)(4636009)(376002)(346002)(136003)(396003)(39860400002)(230922051799003)(82310400011)(186009)(451199024)(64100799003)(1800799009)(46966006)(36840700001)(40470700004)(36860700001)(83380400001)(47076005)(6666004)(55016003)(7696005)(82740400003)(107886003)(16526019)(26005)(2616005)(1076003)(336012)(6286002)(426003)(86362001)(36756003)(7636003)(356005)(4326008)(478600001)(40460700003)(316002)(8936002)(8676002)(40480700001)(6916009)(41300700001)(5660300002)(2906002)(54906003)(70586007)(70206006);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "31 Oct 2023 12:26:20.7151 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n cd46741c-5994-40fe-7e03-08dbda0c96e8", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BL6PEPF0001AB71.namprd02.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BY5PR12MB4322", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "From: Alex Vesker <valex@nvidia.com>\n\nWith dynamic re-parse we would always require re-parse but\nthis is not always necessary. Re-parse is only needed when\nthe packet structure is changed. This support will allow\ndynamically deciding based on the action pattern if re-parse\nis required or no.\n\nSigned-off-by: Alex Vesker <valex@nvidia.com>\nReviewed-by: Erez Shitrit <erezsh@nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\n---\n drivers/net/mlx5/hws/mlx5dr_action.c | 15 +++++++---\n drivers/net/mlx5/hws/mlx5dr_action.h | 1 +\n drivers/net/mlx5/hws/mlx5dr_pat_arg.c | 41 +++++++++++++++++++++++++--\n drivers/net/mlx5/hws/mlx5dr_pat_arg.h | 2 ++\n 4 files changed, 53 insertions(+), 6 deletions(-)", "diff": "diff --git a/drivers/net/mlx5/hws/mlx5dr_action.c b/drivers/net/mlx5/hws/mlx5dr_action.c\nindex bdccfb9cf3..59be8ae2c5 100644\n--- a/drivers/net/mlx5/hws/mlx5dr_action.c\n+++ b/drivers/net/mlx5/hws/mlx5dr_action.c\n@@ -635,7 +635,9 @@ static void mlx5dr_action_fill_stc_attr(struct mlx5dr_action *action,\n \tcase MLX5DR_ACTION_TYP_REFORMAT_TNL_L3_TO_L2:\n \tcase MLX5DR_ACTION_TYP_MODIFY_HDR:\n \t\tattr->action_offset = MLX5DR_ACTION_OFFSET_DW6;\n-\t\tattr->reparse_mode = MLX5_IFC_STC_REPARSE_ALWAYS;\n+\t\tif (action->modify_header.require_reparse)\n+\t\t\tattr->reparse_mode = MLX5_IFC_STC_REPARSE_ALWAYS;\n+\n \t\tif (action->modify_header.num_of_actions == 1) {\n \t\t\tattr->modify_action.data = action->modify_header.single_action;\n \t\t\tattr->action_type = mlx5dr_action_get_mh_stc_type(attr->modify_action.data);\n@@ -1614,6 +1616,8 @@ mlx5dr_action_handle_tunnel_l3_to_l2(struct mlx5dr_action *action,\n \t\taction[i].modify_header.num_of_actions = num_of_actions;\n \t\taction[i].modify_header.arg_obj = arg_obj;\n \t\taction[i].modify_header.pat_obj = pat_obj;\n+\t\taction[i].modify_header.require_reparse =\n+\t\t\tmlx5dr_pat_require_reparse((__be64 *)mh_data, num_of_actions);\n \n \t\tret = mlx5dr_action_create_stcs(&action[i], NULL);\n \t\tif (ret) {\n@@ -1760,7 +1764,7 @@ mlx5dr_action_create_modify_header_hws(struct mlx5dr_action *action,\n {\n \tstruct mlx5dr_devx_obj *pat_obj, *arg_obj = NULL;\n \tstruct mlx5dr_context *ctx = action->ctx;\n-\tuint16_t max_mh_actions = 0;\n+\tuint16_t num_actions, max_mh_actions = 0;\n \tint i, ret;\n \n \t/* Calculate maximum number of mh actions for shared arg allocation */\n@@ -1786,11 +1790,14 @@ mlx5dr_action_create_modify_header_hws(struct mlx5dr_action *action,\n \t\t\tgoto free_stc_and_pat;\n \t\t}\n \n+\t\tnum_actions = pattern[i].sz / MLX5DR_MODIFY_ACTION_SIZE;\n \t\taction[i].modify_header.num_of_patterns = num_of_patterns;\n \t\taction[i].modify_header.max_num_of_actions = max_mh_actions;\n-\t\taction[i].modify_header.num_of_actions = pattern[i].sz / MLX5DR_MODIFY_ACTION_SIZE;\n+\t\taction[i].modify_header.num_of_actions = num_actions;\n+\t\taction[i].modify_header.require_reparse =\n+\t\t\tmlx5dr_pat_require_reparse(pattern[i].data, num_actions);\n \n-\t\tif (action[i].modify_header.num_of_actions == 1) {\n+\t\tif (num_actions == 1) {\n \t\t\tpat_obj = NULL;\n \t\t\t/* Optimize single modify action to be used inline */\n \t\t\taction[i].modify_header.single_action = pattern[i].data[0];\ndiff --git a/drivers/net/mlx5/hws/mlx5dr_action.h b/drivers/net/mlx5/hws/mlx5dr_action.h\nindex 328de65a1e..e56f5b59c7 100644\n--- a/drivers/net/mlx5/hws/mlx5dr_action.h\n+++ b/drivers/net/mlx5/hws/mlx5dr_action.h\n@@ -132,6 +132,7 @@ struct mlx5dr_action {\n \t\t\t\t\tuint8_t single_action_type;\n \t\t\t\t\tuint8_t num_of_actions;\n \t\t\t\t\tuint8_t max_num_of_actions;\n+\t\t\t\t\tuint8_t require_reparse;\n \t\t\t\t} modify_header;\n \t\t\t\tstruct {\n \t\t\t\t\tstruct mlx5dr_devx_obj *arg_obj;\ndiff --git a/drivers/net/mlx5/hws/mlx5dr_pat_arg.c b/drivers/net/mlx5/hws/mlx5dr_pat_arg.c\nindex 349d77f296..a949844d24 100644\n--- a/drivers/net/mlx5/hws/mlx5dr_pat_arg.c\n+++ b/drivers/net/mlx5/hws/mlx5dr_pat_arg.c\n@@ -37,6 +37,43 @@ uint32_t mlx5dr_arg_get_arg_size(uint16_t num_of_actions)\n \treturn BIT(mlx5dr_arg_get_arg_log_size(num_of_actions));\n }\n \n+bool mlx5dr_pat_require_reparse(__be64 *actions, uint16_t num_of_actions)\n+{\n+\tuint16_t i, field;\n+\tuint8_t action_id;\n+\n+\tfor (i = 0; i < num_of_actions; i++) {\n+\t\taction_id = MLX5_GET(set_action_in, &actions[i], action_type);\n+\n+\t\tswitch (action_id) {\n+\t\tcase MLX5_MODIFICATION_TYPE_NOP:\n+\t\t\tfield = MLX5_MODI_OUT_NONE;\n+\t\t\tbreak;\n+\n+\t\tcase MLX5_MODIFICATION_TYPE_SET:\n+\t\tcase MLX5_MODIFICATION_TYPE_ADD:\n+\t\t\tfield = MLX5_GET(set_action_in, &actions[i], field);\n+\t\t\tbreak;\n+\n+\t\tcase MLX5_MODIFICATION_TYPE_COPY:\n+\t\tcase MLX5_MODIFICATION_TYPE_ADD_FIELD:\n+\t\t\tfield = MLX5_GET(copy_action_in, &actions[i], dst_field);\n+\t\t\tbreak;\n+\n+\t\tdefault:\n+\t\t\t/* Insert/Remove/Unknown actions require reparse */\n+\t\t\treturn true;\n+\t\t}\n+\n+\t\t/* Below fields can change packet structure require a reparse */\n+\t\tif (field == MLX5_MODI_OUT_ETHERTYPE ||\n+\t\t field == MLX5_MODI_OUT_IPV6_NEXT_HDR)\n+\t\t\treturn true;\n+\t}\n+\n+\treturn false;\n+}\n+\n /* Cache and cache element handling */\n int mlx5dr_pat_init_pattern_cache(struct mlx5dr_pattern_cache **cache)\n {\n@@ -228,8 +265,8 @@ mlx5dr_pat_get_pattern(struct mlx5dr_context *ctx,\n \t}\n \n \tpat_obj = mlx5dr_cmd_header_modify_pattern_create(ctx->ibv_ctx,\n-\t\t\t\t\t\t\t pattern_sz,\n-\t\t\t\t\t\t\t (uint8_t *)pattern);\n+\t\t\t\t\t\t\t pattern_sz,\n+\t\t\t\t\t\t\t (uint8_t *)pattern);\n \tif (!pat_obj) {\n \t\tDR_LOG(ERR, \"Failed to create pattern FW object\");\n \t\tgoto out_unlock;\ndiff --git a/drivers/net/mlx5/hws/mlx5dr_pat_arg.h b/drivers/net/mlx5/hws/mlx5dr_pat_arg.h\nindex 2a38891c4d..bbe313102f 100644\n--- a/drivers/net/mlx5/hws/mlx5dr_pat_arg.h\n+++ b/drivers/net/mlx5/hws/mlx5dr_pat_arg.h\n@@ -79,6 +79,8 @@ void mlx5dr_pat_put_pattern(struct mlx5dr_context *ctx,\n bool mlx5dr_arg_is_valid_arg_request_size(struct mlx5dr_context *ctx,\n \t\t\t\t\t uint32_t arg_size);\n \n+bool mlx5dr_pat_require_reparse(__be64 *actions, uint16_t num_of_actions);\n+\n void mlx5dr_arg_write(struct mlx5dr_send_engine *queue,\n \t\t void *comp_data,\n \t\t uint32_t arg_idx,\n", "prefixes": [ "10/10" ] }