Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/136860/?format=api
{ "id": 136860, "url": "http://patchwork.dpdk.org/api/patches/136860/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20240218051125.717011-6-igozlan@nvidia.com/", "project": { "id": 1, "url": "http://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20240218051125.717011-6-igozlan@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20240218051125.717011-6-igozlan@nvidia.com", "date": "2024-02-18T05:11:20", "name": "[v2,06/10] net/mlx5/hws: fix VLAN item handling on non relaxed mode", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "a7d5c4c65f916e89b267a41974a148b3e2aba97e", "submitter": { "id": 3118, "url": "http://patchwork.dpdk.org/api/people/3118/?format=api", "name": "Itamar Gozlan", "email": "igozlan@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patchwork.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20240218051125.717011-6-igozlan@nvidia.com/mbox/", "series": [ { "id": 31133, "url": "http://patchwork.dpdk.org/api/series/31133/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=31133", "date": "2024-02-18T05:11:16", "name": "[v2,01/10] net/mlx5/hws: skip RTE item when inserting rules by index", "version": 2, "mbox": "http://patchwork.dpdk.org/series/31133/mbox/" } ], "comments": "http://patchwork.dpdk.org/api/patches/136860/comments/", "check": "success", "checks": "http://patchwork.dpdk.org/api/patches/136860/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 086DB43AFD;\n\tSun, 18 Feb 2024 06:12:14 +0100 (CET)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 4028F40DF6;\n\tSun, 18 Feb 2024 06:12:03 +0100 (CET)", "from NAM02-DM3-obe.outbound.protection.outlook.com\n (mail-dm3nam02on2060.outbound.protection.outlook.com [40.107.95.60])\n by mails.dpdk.org (Postfix) with ESMTP id 1701D40DCB\n for <dev@dpdk.org>; Sun, 18 Feb 2024 06:12:02 +0100 (CET)", "from CH2PR14CA0025.namprd14.prod.outlook.com (2603:10b6:610:60::35)\n by DM6PR12MB4516.namprd12.prod.outlook.com (2603:10b6:5:2ac::20) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7316.12; Sun, 18 Feb\n 2024 05:11:59 +0000", "from DS2PEPF00003447.namprd04.prod.outlook.com\n (2603:10b6:610:60:cafe::e2) by CH2PR14CA0025.outlook.office365.com\n (2603:10b6:610:60::35) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7270.35 via Frontend\n Transport; Sun, 18 Feb 2024 05:11:59 +0000", "from mail.nvidia.com (216.228.118.232) by\n DS2PEPF00003447.mail.protection.outlook.com (10.167.17.74) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.7292.25 via Frontend Transport; Sun, 18 Feb 2024 05:11:59 +0000", "from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com\n (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sat, 17 Feb\n 2024 21:11:58 -0800", "from drhqmail202.nvidia.com (10.126.190.181) by\n drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.1258.12; Sat, 17 Feb 2024 21:11:58 -0800", "from nvidia.com (10.127.8.12) by mail.nvidia.com (10.126.190.181)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12 via Frontend\n Transport; Sat, 17 Feb 2024 21:11:55 -0800" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=TOb5VNSEupdORxyBhiwUogLz2b/ClI/kSKvum7azdlcAA4t0sKb8iU1QXRLK004cJG4kGKNoHpuVXxh0S0RBK6DDuwZZtLMomE0jsZsvbNHengemAVelQVldQrhztTUexquFtXt+b8QenwEYsNnBugERLXM843uaSPyW6w16J77zekvCiCXAliauZGbNHcRYYu7QJPLc0yJQ1o2GHqgSizUmZnYFAvJtoSJ1y6vJ+wPzT6RuHdxbC13Cs+icxISqimWKCOC+UsbEIJHDErXldu42U6jSAG1UqGGCB7QPPWXbyYJ/fuGe1/AodzFIy7UMskvTagVF9aD8pKwyvxq2iA==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=NtqDDm1rl5i4vhy156xA482NKv4DAF4kjl/fpdjVIw4=;\n b=mntjwfyJG3KyR0TzwMautTg0ox4WhE787a9rmtoF9jOYJuWQRmhCZHctHmugJ9ai22OPAx/XPJrRGhF+p3jn6mcOGOQYmv0MTr465Fm4dJPHzTb+zTSQLuvPtvuKvHiLxhY6mxLoht9EAma8DMOSA4k1veQGIUDEC887ykCVFmjYgSBrCTqCuB14hRe0C9xNj+otA1ww8R55HmN6fIRoF3cG/2uX3AKb4X4TTscsEF9JGEdMVWDxB/sjrKAXQU5BsdIxB4QSaLv9qyBpNVitB2tgFPQx6IReyxkaCwGUrR/SRU3GNI1TGqD7HUhH3Vinwd/JjaEZQVlzTbgMrOQwqw==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.232) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=NtqDDm1rl5i4vhy156xA482NKv4DAF4kjl/fpdjVIw4=;\n b=fm6Kt2hDFZUi50CQTfI+Zx36bRWjroW8FeWVqG3Ec1IBuHdcWoDZQnHiOyuO5XmOzu7smwHF/6IwaTNFxRGQK+6S0QRkIxiQKaeHI8Ctfs+rq0SIpFa4hbHH5lX3c9S0lsu4KaRvdgZfXI19JO5bXQ9zX0HQSKvUDByQoNU7SdTD363XKWiHCy6TXr9dH5vb4QJmp6nKV07IT8z0SxUWvKOPYhJPJYhDwvOQUrKiaX9YH3ycOlkZL3KLsE5Csdwhyp0wjmEZ6jRF8iEx/ggPe7J8vswDdiWsLFmpTbFpylbxn/RTPwU/bAKrHLN7XgiaRuuiLzXZe12WUKTU5J7V3Q==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.118.232)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.232 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C", "From": "Itamar Gozlan <igozlan@nvidia.com>", "To": "<igozlan@nvidia.com>, <erezsh@nvidia.com>, <hamdani@nvidia.com>,\n <kliteyn@nvidia.com>, <viacheslavo@nvidia.com>, <thomas@monjalon.net>,\n <suanmingm@nvidia.com>, Dariusz Sosnowski <dsosnowski@nvidia.com>, Ori Kam\n <orika@nvidia.com>, Matan Azrad <matan@nvidia.com>, Mark Bloch\n <mbloch@nvidia.com>, Alex Vesker <valex@nvidia.com>", "CC": "<dev@dpdk.org>", "Subject": "[v2 06/10] net/mlx5/hws: fix VLAN item handling on non relaxed mode", "Date": "Sun, 18 Feb 2024 07:11:20 +0200", "Message-ID": "<20240218051125.717011-6-igozlan@nvidia.com>", "X-Mailer": "git-send-email 2.39.3", "In-Reply-To": "<20240218051125.717011-1-igozlan@nvidia.com>", "References": "<20240213095038.451299-9-igozlan@nvidia.com>\n <20240218051125.717011-1-igozlan@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-NV-OnPremToCloud": "ExternallySecured", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "DS2PEPF00003447:EE_|DM6PR12MB4516:EE_", "X-MS-Office365-Filtering-Correlation-Id": "a2986e31-253a-4d28-dd24-08dc30402286", "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n tueLqXtV59crSaeKIO//cWvPArqx4mz7+gxpTkXtNlxZ6IG0jWtVxIyvbxDhOpI/m0DGkJagpdbK1dfEqItVNuiq+JnQdsjpQBHkthFiF83d3ngOvRtxwXAt1at/WECv+qqptUDaQP/4QVO11ASQmvKmPTgLtK1EWZZibkCgoZUAlEGCt/PRE20jbr16o+BEBVEzaLSfiiPvC43SR5RcrtyIuh0JULfFvh/2RT9rHs7YRb60h5+EsDhby6AVhtDeyUo/+8kpqCdTldoMXx/0Xszds60ejx794OBnlyx+EXd4Kx6VTLp+FBobBEk0wr/1TZ7As4SGVJBSnw9I1stjShk50RAjQr5fmUHixLD7uOYIOSrXTTzJIgnKn/XklJqj4ZXTrWBWhcvON3sKXosjoZ099aOUHW+JXYx31fFW75iXobs+z3SxhtzTLsTGDr9AT0OwMgi9SBFcZlIQfKXmL78S5MoFrqf72+FCTnNUrWWIg8AYoYNzoZA9Cyg/0fM2nw3ZbzwfuNpZa8h06LhtquTumRoAlM4d//6QjBzZiu9YAVar4Nbtim6J2CTc4iEpxTbWsgsAocE9xOp8vQu5ZcH5VtCUPUnJ/mEe7fX/BuiK2ROvVi0ARYH4bcMeUh38aRf0LY57wiXzVqLal7tlzmwx7AmB8u5bFxZ8f7pGFpo=", "X-Forefront-Antispam-Report": "CIP:216.228.118.232; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc7edge1.nvidia.com; CAT:NONE;\n SFS:(13230031)(4636009)(376002)(346002)(39860400002)(136003)(396003)(230922051799003)(82310400011)(186009)(451199024)(64100799003)(1800799012)(36860700004)(40470700004)(46966006)(5660300002)(41300700001)(110136005)(86362001)(70206006)(2906002)(316002)(83380400001)(426003)(336012)(356005)(2616005)(7636003)(36756003)(1076003)(26005)(921011)(6636002)(8936002)(6286002)(4326008)(8676002)(478600001)(70586007)(82740400003)(6666004)(7696005)(55016003);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "18 Feb 2024 05:11:59.3665 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n a2986e31-253a-4d28-dd24-08dc30402286", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.118.232];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n DS2PEPF00003447.namprd04.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DM6PR12MB4516", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "From: Hamdan Igbaria <hamdani@nvidia.com>\n\nIf a VLAN item was passed with null mask, the item handler would\nreturn immediately and thus won't set default values for non relax\nmode.\nAlso change the non relax default set to single-tagged (CVLAN).\n\nFixes: c55c2bf35333 (\"net/mlx5/hws: add definer layer\")\nSigned-off-by: Hamdan Igbaria <hamdani@nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\n---\n drivers/net/mlx5/hws/mlx5dr_definer.c | 13 +++++++++++--\n 1 file changed, 11 insertions(+), 2 deletions(-)", "diff": "diff --git a/drivers/net/mlx5/hws/mlx5dr_definer.c b/drivers/net/mlx5/hws/mlx5dr_definer.c\nindex eb788a772a..b8a546989a 100644\n--- a/drivers/net/mlx5/hws/mlx5dr_definer.c\n+++ b/drivers/net/mlx5/hws/mlx5dr_definer.c\n@@ -223,6 +223,7 @@ struct mlx5dr_definer_conv_data {\n \tX(SET,\t\tib_l4_opcode,\t\tv->hdr.opcode,\t\trte_flow_item_ib_bth) \\\n \tX(SET,\t\trandom_number,\t\tv->value,\t\trte_flow_item_random) \\\n \tX(SET,\t\tib_l4_bth_a,\t\tv->hdr.a,\t\trte_flow_item_ib_bth) \\\n+\tX(SET,\t\tcvlan,\t\t\tSTE_CVLAN,\t\trte_flow_item_vlan) \\\n \n /* Item set function format */\n #define X(set_type, func_name, value, item_type) \\\n@@ -864,6 +865,15 @@ mlx5dr_definer_conv_item_vlan(struct mlx5dr_definer_conv_data *cd,\n \tstruct mlx5dr_definer_fc *fc;\n \tbool inner = cd->tunnel;\n \n+\tif (!cd->relaxed) {\n+\t\t/* Mark packet as tagged (CVLAN) */\n+\t\tfc = &cd->fc[DR_CALC_FNAME(VLAN_TYPE, inner)];\n+\t\tfc->item_idx = item_idx;\n+\t\tfc->tag_mask_set = &mlx5dr_definer_ones_set;\n+\t\tfc->tag_set = &mlx5dr_definer_cvlan_set;\n+\t\tDR_CALC_SET(fc, eth_l2, first_vlan_qualifier, inner);\n+\t}\n+\n \tif (!m)\n \t\treturn 0;\n \n@@ -872,8 +882,7 @@ mlx5dr_definer_conv_item_vlan(struct mlx5dr_definer_conv_data *cd,\n \t\treturn rte_errno;\n \t}\n \n-\tif (!cd->relaxed || m->has_more_vlan) {\n-\t\t/* Mark packet as tagged (CVLAN or SVLAN) even if TCI is not specified.*/\n+\tif (m->has_more_vlan) {\n \t\tfc = &cd->fc[DR_CALC_FNAME(VLAN_TYPE, inner)];\n \t\tfc->item_idx = item_idx;\n \t\tfc->tag_mask_set = &mlx5dr_definer_ones_set;\n", "prefixes": [ "v2", "06/10" ] }