Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/138364/?format=api
{ "id": 138364, "url": "http://patchwork.dpdk.org/api/patches/138364/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/20240314083844.3319506-12-vvelumuri@marvell.com/", "project": { "id": 1, "url": "http://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20240314083844.3319506-12-vvelumuri@marvell.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20240314083844.3319506-12-vvelumuri@marvell.com", "date": "2024-03-14T08:38:43", "name": "[11/12] crypto/cnxk: enable chachapoly capability for tls", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "e8976297710f9732f81ea7ee7a441dfb1ef3bb7b", "submitter": { "id": 2363, "url": "http://patchwork.dpdk.org/api/people/2363/?format=api", "name": "Vidya Sagar Velumuri", "email": "vvelumuri@marvell.com" }, "delegate": { "id": 6690, "url": "http://patchwork.dpdk.org/api/users/6690/?format=api", "username": "akhil", "first_name": "akhil", "last_name": "goyal", "email": "gakhil@marvell.com" }, "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/20240314083844.3319506-12-vvelumuri@marvell.com/mbox/", "series": [ { "id": 31505, "url": "http://patchwork.dpdk.org/api/series/31505/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=31505", "date": "2024-03-14T08:38:32", "name": "Add TLS features", "version": 1, "mbox": "http://patchwork.dpdk.org/series/31505/mbox/" } ], "comments": "http://patchwork.dpdk.org/api/patches/138364/comments/", "check": "success", "checks": "http://patchwork.dpdk.org/api/patches/138364/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id F06BF43CAE;\n\tThu, 14 Mar 2024 09:40:29 +0100 (CET)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 8211342EA6;\n\tThu, 14 Mar 2024 09:39:51 +0100 (CET)", "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n [67.231.156.173])\n by mails.dpdk.org (Postfix) with ESMTP id 93FFF42EA5\n for <dev@dpdk.org>; Thu, 14 Mar 2024 09:39:41 +0100 (CET)", "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n by mx0b-0016f401.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id\n 42DNgMNE016200 for <dev@dpdk.org>; Thu, 14 Mar 2024 01:39:41 -0700", "from dc6wp-exch02.marvell.com ([4.21.29.225])\n by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 3wucg2uwwg-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT)\n for <dev@dpdk.org>; Thu, 14 Mar 2024 01:39:40 -0700 (PDT)", "from DC6WP-EXCH02.marvell.com (10.76.176.209) by\n DC6WP-EXCH02.marvell.com (10.76.176.209) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.1258.12; Thu, 14 Mar 2024 01:39:40 -0700", "from maili.marvell.com (10.69.176.80) by DC6WP-EXCH02.marvell.com\n (10.76.176.209) with Microsoft SMTP Server id 15.2.1258.12 via Frontend\n Transport; Thu, 14 Mar 2024 01:39:40 -0700", "from localhost.localdomain (unknown [10.28.36.179])\n by maili.marvell.com (Postfix) with ESMTP id 112D63F7051;\n Thu, 14 Mar 2024 01:39:35 -0700 (PDT)" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=\n from:to:cc:subject:date:message-id:in-reply-to:references\n :mime-version:content-transfer-encoding:content-type; s=\n pfpt0220; bh=OAkS7JQ++noNfBRHHMZMM8xmivwbAS8+1INt1kzsd/0=; b=YBb\n soMQLMe4wPXnpRPDBUDn2wM3fqnET+i1s7wnNhyEmVinBmW7ehI+yhJWaiYACwe1\n hx04yv+FNhjrh2PXF+Zf09fQfsgf4JmmZ0XMbBIsAXjcGkV3aWc13UF5OIQUbNAt\n bIhqu/0wwXUySNO4Rmg+SxsmJwBfn6ODOjo5oZ8yZElHk5HnqWpan7xXeQ2uJrQm\n 8G0CAXU75c73lxlVxPQ4KmXaRqA+EzOM/QupptSmrevumBguYcKJx/LIUNjyFfYJ\n FNFNmwU/AaQsr4t2hFIEHTa8EMhLyvw2RgBFKB7kfBCNhy68TSO55SXiCI3peSho\n hoUWU/sn92SK/5719jw==", "From": "Vidya Sagar Velumuri <vvelumuri@marvell.com>", "To": "Nithin Dabilpuram <ndabilpuram@marvell.com>, Kiran Kumar K\n <kirankumark@marvell.com>, Sunil Kumar Kori <skori@marvell.com>, Satha Rao\n <skoteshwar@marvell.com>, Harman Kalra <hkalra@marvell.com>, Ankur Dwivedi\n <adwivedi@marvell.com>, Anoob Joseph <anoobj@marvell.com>, Tejasree Kondoj\n <ktejasree@marvell.com>", "CC": "<gakhil@marvell.com>, <jerinj@marvell.com>, <vvelumuri@marvell.com>,\n <asasidharan@marvell.com>, <dev@dpdk.org>", "Subject": "[PATCH 11/12] crypto/cnxk: enable chachapoly capability for tls", "Date": "Thu, 14 Mar 2024 01:38:43 -0700", "Message-ID": "<20240314083844.3319506-12-vvelumuri@marvell.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20240314083844.3319506-1-vvelumuri@marvell.com>", "References": "<20240314083844.3319506-1-vvelumuri@marvell.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Proofpoint-ORIG-GUID": "jrBxYDGgpIxOtBtIvBoe1Jr75KSEOrMM", "X-Proofpoint-GUID": "jrBxYDGgpIxOtBtIvBoe1Jr75KSEOrMM", "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26\n definitions=2024-03-14_07,2024-03-13_01,2023-05-22_02", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Enable CHACHA20-POLY1305 support for TLS-1.3.\n\nSigned-off-by: Vidya Sagar Velumuri <vvelumuri@marvell.com>\n---\n drivers/common/cnxk/roc_ie_ot_tls.h | 1 +\n drivers/crypto/cnxk/cn10k_tls.c | 40 ++++++++++++-------\n drivers/crypto/cnxk/cnxk_cryptodev.h | 4 +-\n .../crypto/cnxk/cnxk_cryptodev_capabilities.c | 31 ++++++++++++++\n 4 files changed, 60 insertions(+), 16 deletions(-)", "diff": "diff --git a/drivers/common/cnxk/roc_ie_ot_tls.h b/drivers/common/cnxk/roc_ie_ot_tls.h\nindex 44850f7060..2d6a290d9b 100644\n--- a/drivers/common/cnxk/roc_ie_ot_tls.h\n+++ b/drivers/common/cnxk/roc_ie_ot_tls.h\n@@ -39,6 +39,7 @@ enum roc_ie_ot_tls_cipher_type {\n \tROC_IE_OT_TLS_CIPHER_AES_CBC = 3,\n \tROC_IE_OT_TLS_CIPHER_AES_GCM = 7,\n \tROC_IE_OT_TLS_CIPHER_AES_CCM = 10,\n+\tROC_IE_OT_TLS_CIPHER_CHACHA_POLY = 9,\n };\n \n enum roc_ie_ot_tls_ver {\ndiff --git a/drivers/crypto/cnxk/cn10k_tls.c b/drivers/crypto/cnxk/cn10k_tls.c\nindex 4b558ef365..7b73a58d2a 100644\n--- a/drivers/crypto/cnxk/cn10k_tls.c\n+++ b/drivers/crypto/cnxk/cn10k_tls.c\n@@ -97,6 +97,9 @@ tls_xform_aead_verify(struct rte_security_tls_record_xform *tls_xform,\n \t\t\treturn 0;\n \t}\n \n+\tif ((crypto_xform->aead.algo == RTE_CRYPTO_AEAD_CHACHA20_POLY1305) && (keylen == 32))\n+\t\treturn 0;\n+\n \treturn -EINVAL;\n }\n \n@@ -351,15 +354,20 @@ tls_read_sa_fill(struct roc_ie_ot_tls_read_sa *read_sa,\n \tcipher_key = read_sa->cipher_key;\n \n \t/* Set encryption algorithm */\n-\tif ((crypto_xfrm->type == RTE_CRYPTO_SYM_XFORM_AEAD) &&\n-\t (crypto_xfrm->aead.algo == RTE_CRYPTO_AEAD_AES_GCM)) {\n-\t\tread_sa->w2.s.cipher_select = ROC_IE_OT_TLS_CIPHER_AES_GCM;\n-\n+\tif (crypto_xfrm->type == RTE_CRYPTO_SYM_XFORM_AEAD) {\n \t\tlength = crypto_xfrm->aead.key.length;\n-\t\tif (length == 16)\n-\t\t\tread_sa->w2.s.aes_key_len = ROC_IE_OT_TLS_AES_KEY_LEN_128;\n-\t\telse\n+\t\tif (crypto_xfrm->aead.algo == RTE_CRYPTO_AEAD_AES_GCM) {\n+\t\t\tread_sa->w2.s.cipher_select = ROC_IE_OT_TLS_CIPHER_AES_GCM;\n+\t\t\tif (length == 16)\n+\t\t\t\tread_sa->w2.s.aes_key_len = ROC_IE_OT_TLS_AES_KEY_LEN_128;\n+\t\t\telse\n+\t\t\t\tread_sa->w2.s.aes_key_len = ROC_IE_OT_TLS_AES_KEY_LEN_256;\n+\t\t}\n+\n+\t\tif (crypto_xfrm->aead.algo == RTE_CRYPTO_AEAD_CHACHA20_POLY1305) {\n+\t\t\tread_sa->w2.s.cipher_select = ROC_IE_OT_TLS_CIPHER_CHACHA_POLY;\n \t\t\tread_sa->w2.s.aes_key_len = ROC_IE_OT_TLS_AES_KEY_LEN_256;\n+\t\t}\n \n \t\tkey = crypto_xfrm->aead.key.data;\n \t\tmemcpy(cipher_key, key, length);\n@@ -500,15 +508,19 @@ tls_write_sa_fill(struct roc_ie_ot_tls_write_sa *write_sa,\n \tcipher_key = write_sa->cipher_key;\n \n \t/* Set encryption algorithm */\n-\tif ((crypto_xfrm->type == RTE_CRYPTO_SYM_XFORM_AEAD) &&\n-\t (crypto_xfrm->aead.algo == RTE_CRYPTO_AEAD_AES_GCM)) {\n-\t\twrite_sa->w2.s.cipher_select = ROC_IE_OT_TLS_CIPHER_AES_GCM;\n-\n+\tif (crypto_xfrm->type == RTE_CRYPTO_SYM_XFORM_AEAD) {\n \t\tlength = crypto_xfrm->aead.key.length;\n-\t\tif (length == 16)\n-\t\t\twrite_sa->w2.s.aes_key_len = ROC_IE_OT_TLS_AES_KEY_LEN_128;\n-\t\telse\n+\t\tif (crypto_xfrm->aead.algo == RTE_CRYPTO_AEAD_AES_GCM) {\n+\t\t\twrite_sa->w2.s.cipher_select = ROC_IE_OT_TLS_CIPHER_AES_GCM;\n+\t\t\tif (length == 16)\n+\t\t\t\twrite_sa->w2.s.aes_key_len = ROC_IE_OT_TLS_AES_KEY_LEN_128;\n+\t\t\telse\n+\t\t\t\twrite_sa->w2.s.aes_key_len = ROC_IE_OT_TLS_AES_KEY_LEN_256;\n+\t\t}\n+\t\tif (crypto_xfrm->aead.algo == RTE_CRYPTO_AEAD_CHACHA20_POLY1305) {\n+\t\t\twrite_sa->w2.s.cipher_select = ROC_IE_OT_TLS_CIPHER_CHACHA_POLY;\n \t\t\twrite_sa->w2.s.aes_key_len = ROC_IE_OT_TLS_AES_KEY_LEN_256;\n+\t\t}\n \n \t\tkey = crypto_xfrm->aead.key.data;\n \t\tmemcpy(cipher_key, key, length);\ndiff --git a/drivers/crypto/cnxk/cnxk_cryptodev.h b/drivers/crypto/cnxk/cnxk_cryptodev.h\nindex dccd563872..fffc4a47b4 100644\n--- a/drivers/crypto/cnxk/cnxk_cryptodev.h\n+++ b/drivers/crypto/cnxk/cnxk_cryptodev.h\n@@ -13,9 +13,9 @@\n \n #define CNXK_CPT_MAX_CAPS\t\t 55\n #define CNXK_SEC_IPSEC_CRYPTO_MAX_CAPS\t 16\n-#define CNXK_SEC_TLS_1_3_CRYPTO_MAX_CAPS 2\n+#define CNXK_SEC_TLS_1_3_CRYPTO_MAX_CAPS 3\n #define CNXK_SEC_TLS_1_2_CRYPTO_MAX_CAPS 7\n-#define CNXK_SEC_MAX_CAPS\t\t 18\n+#define CNXK_SEC_MAX_CAPS\t\t 19\n \n /**\n * Device private data\ndiff --git a/drivers/crypto/cnxk/cnxk_cryptodev_capabilities.c b/drivers/crypto/cnxk/cnxk_cryptodev_capabilities.c\nindex 5bafa226e0..0d5d64b6e7 100644\n--- a/drivers/crypto/cnxk/cnxk_cryptodev_capabilities.c\n+++ b/drivers/crypto/cnxk/cnxk_cryptodev_capabilities.c\n@@ -1693,6 +1693,37 @@ static const struct rte_cryptodev_capabilities sec_tls13_caps_aes[] = {\n \t\t\t}, }\n \t\t}, }\n \t},\n+\t{\t/* CHACHA POLY */\n+\t\t.op = RTE_CRYPTO_OP_TYPE_SYMMETRIC,\n+\t\t{.sym = {\n+\t\t\t.xform_type = RTE_CRYPTO_SYM_XFORM_AEAD,\n+\t\t\t{.aead = {\n+\t\t\t\t.algo = RTE_CRYPTO_AEAD_CHACHA20_POLY1305,\n+\t\t\t\t.block_size = 64,\n+\t\t\t\t.key_size = {\n+\t\t\t\t\t.min = 32,\n+\t\t\t\t\t.max = 32,\n+\t\t\t\t\t.increment = 0\n+\t\t\t\t},\n+\t\t\t\t.digest_size = {\n+\t\t\t\t\t.min = 16,\n+\t\t\t\t\t.max = 16,\n+\t\t\t\t\t.increment = 0\n+\t\t\t\t},\n+\t\t\t\t.aad_size = {\n+\t\t\t\t\t.min = 5,\n+\t\t\t\t\t.max = 5,\n+\t\t\t\t\t.increment = 0\n+\t\t\t\t},\n+\t\t\t\t.iv_size = {\n+\t\t\t\t\t.min = 0,\n+\t\t\t\t\t.max = 0,\n+\t\t\t\t\t.increment = 0\n+\t\t\t\t}\n+\t\t\t}, }\n+\t\t}, }\n+\t},\n+\n };\n \n \n", "prefixes": [ "11/12" ] }