Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/139662/?format=api
{ "id": 139662, "url": "http://patchwork.dpdk.org/api/patches/139662/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/1cceb0254215479dea2d8b7eb0ecbc0e499967ef.1713964708.git.anatoly.burakov@intel.com/", "project": { "id": 1, "url": "http://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1cceb0254215479dea2d8b7eb0ecbc0e499967ef.1713964708.git.anatoly.burakov@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1cceb0254215479dea2d8b7eb0ecbc0e499967ef.1713964708.git.anatoly.burakov@intel.com", "date": "2024-04-24T13:21:51", "name": "[v1,17/22] net/ixgbe/base: add missing QV defines", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": false, "hash": "8a56b48cd4f63f8a8290dd0b4a83fba903a26317", "submitter": { "id": 4, "url": "http://patchwork.dpdk.org/api/people/4/?format=api", "name": "Anatoly Burakov", "email": "anatoly.burakov@intel.com" }, "delegate": { "id": 10, "url": "http://patchwork.dpdk.org/api/users/10/?format=api", "username": "bruce", "first_name": "Bruce", "last_name": "Richardson", "email": "bruce.richardson@intel.com" }, "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/1cceb0254215479dea2d8b7eb0ecbc0e499967ef.1713964708.git.anatoly.burakov@intel.com/mbox/", "series": [ { "id": 31814, "url": "http://patchwork.dpdk.org/api/series/31814/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=31814", "date": "2024-04-24T13:21:34", "name": "Update IXGBE base driver", "version": 1, "mbox": "http://patchwork.dpdk.org/series/31814/mbox/" } ], "comments": "http://patchwork.dpdk.org/api/patches/139662/comments/", "check": "success", "checks": "http://patchwork.dpdk.org/api/patches/139662/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 298B443EAD;\n\tWed, 24 Apr 2024 15:24:17 +0200 (CEST)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 6C575434DC;\n\tWed, 24 Apr 2024 15:22:56 +0200 (CEST)", "from mgamail.intel.com (mgamail.intel.com [192.198.163.9])\n by mails.dpdk.org (Postfix) with ESMTP id 596B9434BC\n for <dev@dpdk.org>; Wed, 24 Apr 2024 15:22:53 +0200 (CEST)", "from fmviesa006.fm.intel.com ([10.60.135.146])\n by fmvoesa103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 24 Apr 2024 06:22:53 -0700", "from silpixa00401119.ir.intel.com ([10.55.129.167])\n by fmviesa006.fm.intel.com with ESMTP; 24 Apr 2024 06:22:51 -0700" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1713964974; x=1745500974;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=nk4D9SUBDAfWvFzTKQ2Sx3ixpH/Y8PPIkUKqRhAn3zo=;\n b=Q9TYdKJ3akc2HqD816tQEPdkarMXJ0fCwabMRcfdbOSPQVbtb8dei26T\n zJ5AehFo5I0Vur9PwzAbcofGfsLOukf1fIgT00f8rwTlxxA9Q6B4gEZXw\n 6vZ0HeNS8v7DPIojA7JWmCNTckLtL0GybkFjqe9gDrQugBT0FS4J43XK3\n k1uYUo3RJmZi28peHQhErbXleiNE5iAfVCSPEgtg0jXGewW8Nt1QPhYkM\n ESrj9FGZpI2DzI8CLXzU0Mhw5GDMgzAqzl0XBfO0oUx8iBnd9ASG4sRXP\n 2Jm0iAz3LHXKwUaRTq4rgDGHXyKpQ4SqSwaMOtyIQAogCdebjoRD6vG2/ w==;", "X-CSE-ConnectionGUID": [ "Oml1t941RzyIMSrBzPMQ4w==", "dJMX7Qw/TGO6k75cBVGHjA==" ], "X-CSE-MsgGUID": [ "HNRo+fE4S7OiZMGm2RYwMg==", "fgLKlfPaSlKa7V4qhEpWPw==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6600,9927,11054\"; a=\"20289283\"", "E=Sophos;i=\"6.07,226,1708416000\"; d=\"scan'208\";a=\"20289283\"", "E=Sophos;i=\"6.07,226,1708416000\"; d=\"scan'208\";a=\"24749484\"" ], "X-ExtLoop1": "1", "From": "Anatoly Burakov <anatoly.burakov@intel.com>", "To": "dev@dpdk.org", "Cc": "Barbara Skobiej <barbara.skobiej@intel.com>, vladimir.medvedkin@intel.com,\n bruce.richardson@intel.com, Jan Sokolowski <jan.sokolowski@intel.com>", "Subject": "[PATCH v1 17/22] net/ixgbe/base: add missing QV defines", "Date": "Wed, 24 Apr 2024 14:21:51 +0100", "Message-ID": "\n <1cceb0254215479dea2d8b7eb0ecbc0e499967ef.1713964708.git.anatoly.burakov@intel.com>", "X-Mailer": "git-send-email 2.43.0", "In-Reply-To": "<cover.1713964707.git.anatoly.burakov@intel.com>", "References": "<cover.1713964707.git.anatoly.burakov@intel.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "From: Barbara Skobiej <barbara.skobiej@intel.com>\n\nThis patch adds missing QV defines:\n- offset of ANVM data\n- Immediate Field module pointer offset\n- 2.5GBASE-T and 5GBASE-T physical layer types for X550\n\nSigned-off-by: Barbara Skobiej <barbara.skobiej@intel.com>\nSigned-off-by: Jan Sokolowski <jan.sokolowski@intel.com>\n---\n drivers/net/ixgbe/base/ixgbe_type.h | 5 +++++\n 1 file changed, 5 insertions(+)", "diff": "diff --git a/drivers/net/ixgbe/base/ixgbe_type.h b/drivers/net/ixgbe/base/ixgbe_type.h\nindex 5bf03a1f62..9fed8b005c 100644\n--- a/drivers/net/ixgbe/base/ixgbe_type.h\n+++ b/drivers/net/ixgbe/base/ixgbe_type.h\n@@ -3072,6 +3072,7 @@ enum ixgbe_fdir_pballoc_type {\n #define FW_SHADOW_RAM_DUMP_LEN\t\t0\n #define FW_DEFAULT_CHECKSUM\t\t0xFF /* checksum always 0xFF */\n #define FW_NVM_DATA_OFFSET\t\t3\n+#define FW_ANVM_DATA_OFFSET\t\t3\n #define FW_MAX_READ_BUFFER_SIZE\t\t1024\n #define FW_DISABLE_RXEN_CMD\t\t0xDE\n #define FW_DISABLE_RXEN_LEN\t\t0x1\n@@ -3143,6 +3144,8 @@ enum ixgbe_fdir_pballoc_type {\n #define FW_PHY_INFO_ID_HI_MASK\t\t0xFFFF0000u\n #define FW_PHY_INFO_ID_LO_MASK\t\t0x0000FFFFu\n \n+#define IXGBE_SR_IMMEDIATE_VALUES_PTR\t\t0x4E\n+\n /* Host Interface Command Structures */\n \n #pragma pack(push, 1)\n@@ -3446,6 +3449,8 @@ typedef u64 ixgbe_physical_layer;\n #define IXGBE_PHYSICAL_LAYER_1000BASE_SX\t0x04000\n #define IXGBE_PHYSICAL_LAYER_10BASE_T\t\t0x08000\n #define IXGBE_PHYSICAL_LAYER_2500BASE_KX\t0x10000\n+#define IXGBE_PHYSICAL_LAYER_2500BASE_T\t\t0x20000\n+#define IXGBE_PHYSICAL_LAYER_5000BASE_T\t\t0x40000\n \n /* Flow Control Data Sheet defined values\n * Calculation and defines taken from 802.1bb Annex O\n", "prefixes": [ "v1", "17/22" ] }