Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/86228/?format=api
{ "id": 86228, "url": "http://patchwork.dpdk.org/api/patches/86228/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/patch/6d4183cd34dc1a5e2f3475ffb35cbcdfcc7d177f.1610127362.git.anatoly.burakov@intel.com/", "project": { "id": 1, "url": "http://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<6d4183cd34dc1a5e2f3475ffb35cbcdfcc7d177f.1610127362.git.anatoly.burakov@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/6d4183cd34dc1a5e2f3475ffb35cbcdfcc7d177f.1610127362.git.anatoly.burakov@intel.com", "date": "2021-01-08T17:42:07", "name": "[v13,04/11] eal: remove sync version of power monitor", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "b19ba32d9bff94cb4ba7f66d1482b05bbcec2592", "submitter": { "id": 4, "url": "http://patchwork.dpdk.org/api/people/4/?format=api", "name": "Anatoly Burakov", "email": "anatoly.burakov@intel.com" }, "delegate": { "id": 1, "url": "http://patchwork.dpdk.org/api/users/1/?format=api", "username": "tmonjalo", "first_name": "Thomas", "last_name": "Monjalon", "email": "thomas@monjalon.net" }, "mbox": "http://patchwork.dpdk.org/project/dpdk/patch/6d4183cd34dc1a5e2f3475ffb35cbcdfcc7d177f.1610127362.git.anatoly.burakov@intel.com/mbox/", "series": [ { "id": 14615, "url": "http://patchwork.dpdk.org/api/series/14615/?format=api", "web_url": "http://patchwork.dpdk.org/project/dpdk/list/?series=14615", "date": "2021-01-08T17:42:03", "name": "Add PMD power management", "version": 13, "mbox": "http://patchwork.dpdk.org/series/14615/mbox/" } ], "comments": "http://patchwork.dpdk.org/api/patches/86228/comments/", "check": "success", "checks": "http://patchwork.dpdk.org/api/patches/86228/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (xvm-189-124.dc0.ghst.net [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 980FEA0524;\n\tFri, 8 Jan 2021 18:42:50 +0100 (CET)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 69D66140F1E;\n\tFri, 8 Jan 2021 18:42:32 +0100 (CET)", "from mga04.intel.com (mga04.intel.com [192.55.52.120])\n by mails.dpdk.org (Postfix) with ESMTP id AAA5D140F1E\n for <dev@dpdk.org>; Fri, 8 Jan 2021 18:42:30 +0100 (CET)", "from fmsmga004.fm.intel.com ([10.253.24.48])\n by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 08 Jan 2021 09:42:30 -0800", "from silpixa00399498.ir.intel.com (HELO\n silpixa00399498.ger.corp.intel.com) ([10.237.222.179])\n by fmsmga004.fm.intel.com with ESMTP; 08 Jan 2021 09:42:26 -0800" ], "IronPort-SDR": [ "\n NwrPf2TFlojXqC/JjnJS5pdx3F873ux/WHEDAWM6gVrXlpUBER3m09M/Fel1aljHNtBhYiiL+o\n yQ/Y8eRZ234A==", "\n 6w0VZ9zLixg/EQBYpOuLTWRcxH14VQ2Hl3WyctQ/bXCwoHJmZYxZFoHj2ue+ZxQEQznWJ2driu\n gVQMLS/0oEYA==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6000,8403,9858\"; a=\"175049953\"", "E=Sophos;i=\"5.79,332,1602572400\"; d=\"scan'208\";a=\"175049953\"", "E=Sophos;i=\"5.79,332,1602572400\"; d=\"scan'208\";a=\"396368029\"" ], "X-ExtLoop1": "1", "From": "Anatoly Burakov <anatoly.burakov@intel.com>", "To": "dev@dpdk.org", "Cc": "Jerin Jacob <jerinj@marvell.com>, Ruifeng Wang <ruifeng.wang@arm.com>,\n Jan Viktorin <viktorin@rehivetech.com>,\n David Christensen <drc@linux.vnet.ibm.com>, Ray Kinsella <mdr@ashroe.eu>,\n Neil Horman <nhorman@tuxdriver.com>,\n Bruce Richardson <bruce.richardson@intel.com>,\n Konstantin Ananyev <konstantin.ananyev@intel.com>, thomas@monjalon.net,\n gage.eads@intel.com, timothy.mcdaniel@intel.com, david.hunt@intel.com,\n chris.macnamara@intel.com", "Date": "Fri, 8 Jan 2021 17:42:07 +0000", "Message-Id": "\n <6d4183cd34dc1a5e2f3475ffb35cbcdfcc7d177f.1610127362.git.anatoly.burakov@intel.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<cover.1610127361.git.anatoly.burakov@intel.com>", "References": "<cover.1608213657.git.anatoly.burakov@intel.com>\n <cover.1610127361.git.anatoly.burakov@intel.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Subject": "[dpdk-dev] [PATCH v13 04/11] eal: remove sync version of power\n monitor", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Currently, the \"sync\" version of power monitor intrinsic is supposed to\nbe used for purposes of waking up a sleeping core. However, there are\nbetter ways to achieve the same result, so remove the unneeded function.\n\nSigned-off-by: Anatoly Burakov <anatoly.burakov@intel.com>\n---\n .../arm/include/rte_power_intrinsics.h | 12 -----\n .../include/generic/rte_power_intrinsics.h | 34 --------------\n .../ppc/include/rte_power_intrinsics.h | 12 -----\n lib/librte_eal/version.map | 1 -\n lib/librte_eal/x86/rte_power_intrinsics.c | 46 -------------------\n 5 files changed, 105 deletions(-)", "diff": "diff --git a/lib/librte_eal/arm/include/rte_power_intrinsics.h b/lib/librte_eal/arm/include/rte_power_intrinsics.h\nindex 76a5fa5234..27869251a8 100644\n--- a/lib/librte_eal/arm/include/rte_power_intrinsics.h\n+++ b/lib/librte_eal/arm/include/rte_power_intrinsics.h\n@@ -24,18 +24,6 @@ rte_power_monitor(const struct rte_power_monitor_cond *pmc,\n \tRTE_SET_USED(tsc_timestamp);\n }\n \n-/**\n- * This function is not supported on ARM.\n- */\n-void\n-rte_power_monitor_sync(const struct rte_power_monitor_cond *pmc,\n-\t\tconst uint64_t tsc_timestamp, rte_spinlock_t *lck)\n-{\n-\tRTE_SET_USED(pmc);\n-\tRTE_SET_USED(tsc_timestamp);\n-\tRTE_SET_USED(lck);\n-}\n-\n /**\n * This function is not supported on ARM.\n */\ndiff --git a/lib/librte_eal/include/generic/rte_power_intrinsics.h b/lib/librte_eal/include/generic/rte_power_intrinsics.h\nindex 00c670cb50..a6f1955996 100644\n--- a/lib/librte_eal/include/generic/rte_power_intrinsics.h\n+++ b/lib/librte_eal/include/generic/rte_power_intrinsics.h\n@@ -57,40 +57,6 @@ __rte_experimental\n void rte_power_monitor(const struct rte_power_monitor_cond *pmc,\n \t\tconst uint64_t tsc_timestamp);\n \n-/**\n- * @warning\n- * @b EXPERIMENTAL: this API may change without prior notice\n- *\n- * Monitor specific address for changes. This will cause the CPU to enter an\n- * architecture-defined optimized power state until either the specified\n- * memory address is written to, a certain TSC timestamp is reached, or other\n- * reasons cause the CPU to wake up.\n- *\n- * Additionally, an `expected` 64-bit value and 64-bit mask are provided. If\n- * mask is non-zero, the current value pointed to by the `p` pointer will be\n- * checked against the expected value, and if they match, the entering of\n- * optimized power state may be aborted.\n- *\n- * This call will also lock a spinlock on entering sleep, and release it on\n- * waking up the CPU.\n- *\n- * @warning It is responsibility of the user to check if this function is\n- * supported at runtime using `rte_cpu_get_intrinsics_support()` API call.\n- *\n- * @param pmc\n- * The monitoring condition structure.\n- * @param tsc_timestamp\n- * Maximum TSC timestamp to wait for. Note that the wait behavior is\n- * architecture-dependent.\n- * @param lck\n- * A spinlock that must be locked before entering the function, will be\n- * unlocked while the CPU is sleeping, and will be locked again once the CPU\n- * wakes up.\n- */\n-__rte_experimental\n-void rte_power_monitor_sync(const struct rte_power_monitor_cond *pmc,\n-\t\tconst uint64_t tsc_timestamp, rte_spinlock_t *lck);\n-\n /**\n * @warning\n * @b EXPERIMENTAL: this API may change without prior notice\ndiff --git a/lib/librte_eal/ppc/include/rte_power_intrinsics.h b/lib/librte_eal/ppc/include/rte_power_intrinsics.h\nindex cff0996770..248d1f4a23 100644\n--- a/lib/librte_eal/ppc/include/rte_power_intrinsics.h\n+++ b/lib/librte_eal/ppc/include/rte_power_intrinsics.h\n@@ -24,18 +24,6 @@ rte_power_monitor(const struct rte_power_monitor_cond *pmc,\n \tRTE_SET_USED(tsc_timestamp);\n }\n \n-/**\n- * This function is not supported on PPC64.\n- */\n-void\n-rte_power_monitor_sync(const struct rte_power_monitor_cond *pmc,\n-\t\tconst uint64_t tsc_timestamp, rte_spinlock_t *lck)\n-{\n-\tRTE_SET_USED(pmc);\n-\tRTE_SET_USED(tsc_timestamp);\n-\tRTE_SET_USED(lck);\n-}\n-\n /**\n * This function is not supported on PPC64.\n */\ndiff --git a/lib/librte_eal/version.map b/lib/librte_eal/version.map\nindex 31bf76ae81..20945b1efa 100644\n--- a/lib/librte_eal/version.map\n+++ b/lib/librte_eal/version.map\n@@ -406,7 +406,6 @@ EXPERIMENTAL {\n \n \t# added in 21.02\n \trte_power_monitor;\n-\trte_power_monitor_sync;\n \trte_power_pause;\n };\n \ndiff --git a/lib/librte_eal/x86/rte_power_intrinsics.c b/lib/librte_eal/x86/rte_power_intrinsics.c\nindex 3e224f5ac7..a9cd1afe9d 100644\n--- a/lib/librte_eal/x86/rte_power_intrinsics.c\n+++ b/lib/librte_eal/x86/rte_power_intrinsics.c\n@@ -67,52 +67,6 @@ rte_power_monitor(const struct rte_power_monitor_cond *pmc,\n \t\t\t \"a\"(tsc_l), \"d\"(tsc_h));\n }\n \n-/**\n- * This function uses UMONITOR/UMWAIT instructions and will enter C0.2 state.\n- * For more information about usage of these instructions, please refer to\n- * Intel(R) 64 and IA-32 Architectures Software Developer's Manual.\n- */\n-void\n-rte_power_monitor_sync(const struct rte_power_monitor_cond *pmc,\n-\t\tconst uint64_t tsc_timestamp, rte_spinlock_t *lck)\n-{\n-\tconst uint32_t tsc_l = (uint32_t)tsc_timestamp;\n-\tconst uint32_t tsc_h = (uint32_t)(tsc_timestamp >> 32);\n-\n-\t/* prevent user from running this instruction if it's not supported */\n-\tif (!wait_supported)\n-\t\treturn;\n-\n-\t/*\n-\t * we're using raw byte codes for now as only the newest compiler\n-\t * versions support this instruction natively.\n-\t */\n-\n-\t/* set address for UMONITOR */\n-\tasm volatile(\".byte 0xf3, 0x0f, 0xae, 0xf7;\"\n-\t\t\t:\n-\t\t\t: \"D\"(pmc->addr));\n-\n-\tif (pmc->mask) {\n-\t\tconst uint64_t cur_value = __get_umwait_val(\n-\t\t\t\tpmc->addr, pmc->data_sz);\n-\t\tconst uint64_t masked = cur_value & pmc->mask;\n-\n-\t\t/* if the masked value is already matching, abort */\n-\t\tif (masked == pmc->val)\n-\t\t\treturn;\n-\t}\n-\trte_spinlock_unlock(lck);\n-\n-\t/* execute UMWAIT */\n-\tasm volatile(\".byte 0xf2, 0x0f, 0xae, 0xf7;\"\n-\t\t\t: /* ignore rflags */\n-\t\t\t: \"D\"(0), /* enter C0.2 */\n-\t\t\t \"a\"(tsc_l), \"d\"(tsc_h));\n-\n-\trte_spinlock_lock(lck);\n-}\n-\n /**\n * This function uses TPAUSE instruction and will enter C0.2 state. For more\n * information about usage of this instruction, please refer to Intel(R) 64 and\n", "prefixes": [ "v13", "04/11" ] }