Message ID | 20210720130944.5407-1-suanmingm@nvidia.com (mailing list archive) |
---|---|
Headers |
Return-Path: <dev-bounces@dpdk.org> X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 928A3A0C48; Tue, 20 Jul 2021 15:10:09 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 1BC594068B; Tue, 20 Jul 2021 15:10:09 +0200 (CEST) Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2081.outbound.protection.outlook.com [40.107.93.81]) by mails.dpdk.org (Postfix) with ESMTP id B0FDA40689 for <dev@dpdk.org>; Tue, 20 Jul 2021 15:10:07 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=fBfiROMEK0BVj5DEveBX9Fv1Mf4q8L0ALZZPGqJDwXR5RA9ZjqvAsHGfKpw9pp6n8qMoB6YnP6l7/a9JqLhdTdWv5xvxZdqHXnujyr8erZ06lLFf7hfGR1/aNNBUvdEne34yeU0uMCdBmRGhLniRVXtJ9S9wXKAjEGTEOREGEnHcB3CfE8ooPT6A3TUKZaHt7KEnofRUCbjRCRc7Sal666brpU5bvgDRigMCUgOq7EPknC+0kEFhCVvXSEYYqZuMDl/7AgxlfBftxGTG4K9eKRzRT8DjHNOVT7EYPMqZFieozrikpAFKPCCIeVB/5v7sWllSNa73sVzhI8SWf/BQXA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=gFYkW/fKF22g7ofV/XnhNUIapaMRkjEI7K/NkM5R4fM=; b=g+xDw9o6ls+WDiYS/RbLjEDQLAMVr9tLP+WXmuGGEs13LC4nTVi7Y/7rdiRpahBK0E/PGUZd9UlUqQsOFY8oE/cJhfnyLhDhlj9FWb6aaweJRsS5CB1kFI/vjMpBE7h0HSXbyb6sDDV267TjAt40JuCQumVVyHneFc2vEJv31Gi2L1y3cmlNlWyk66YfTds45qKGRM3r0eiPbCUZNOxfUu8bq4x7z36gEWuMDvx3tcWSRGMVDe6/639AY95154aY+q0DnUZuZZWoYliiWxdvkaBXGo9XRLzBx6vn31K+A9OstJKCwYc8+AZVzV/SNzduFvlVr1nTtKFiv6cD9n29dw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=gFYkW/fKF22g7ofV/XnhNUIapaMRkjEI7K/NkM5R4fM=; b=jf1BaQ3FACgEZTQeD+HLqMD1n05tmNfJ5k1mrCevhVZ1VriOi6LOH4WKrRL1jfo8uc5947tBIXNuolf6iE2ikeHu9H4T5m3yQQup9atgkPhwT/CxKnCZn8gRPbNCT9JukLk8edR+cNffgsYZir83BtEpGnduWjp39HRt0J2+31fE5dMHO2JrU6b186HEnlnog5cfUMMNgAALqM7ka2CZYx9IYQonUbQo+LNMfHTLcjgUjZcm+X73YOMk9z2wItxWDuRB3JvB+G9wv6g8Stj7sDw6UIDtHBQGsOvEACY+guT4wWYroowjWmgJ9DDaguJLlG1VK2/nhAp+J7N20Vuc0A== Received: from MWHPR19CA0002.namprd19.prod.outlook.com (2603:10b6:300:d4::12) by MN2PR12MB4455.namprd12.prod.outlook.com (2603:10b6:208:265::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.26; Tue, 20 Jul 2021 13:10:06 +0000 Received: from CO1NAM11FT068.eop-nam11.prod.protection.outlook.com (2603:10b6:300:d4:cafe::c3) by MWHPR19CA0002.outlook.office365.com (2603:10b6:300:d4::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.21 via Frontend Transport; Tue, 20 Jul 2021 13:10:06 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by CO1NAM11FT068.mail.protection.outlook.com (10.13.175.142) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4331.21 via Frontend Transport; Tue, 20 Jul 2021 13:10:05 +0000 Received: from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 20 Jul 2021 13:10:02 +0000 From: Suanming Mou <suanmingm@nvidia.com> To: <shirik@nvidia.com>, <gakhil@marvell.com> CC: <matan@nvidia.com>, <david.marchand@redhat.com>, <dev@dpdk.org> Date: Tue, 20 Jul 2021 16:09:29 +0300 Message-ID: <20210720130944.5407-1-suanmingm@nvidia.com> X-Mailer: git-send-email 2.18.1 In-Reply-To: <20210408204849.9543-1-shirik@nvidia.com> References: <20210408204849.9543-1-shirik@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [172.20.187.6] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: c3883553-2092-4e8f-9877-08d94b7fb177 X-MS-TrafficTypeDiagnostic: MN2PR12MB4455: X-Microsoft-Antispam-PRVS: <MN2PR12MB44556B785376D8AAB26CD180C1E29@MN2PR12MB4455.namprd12.prod.outlook.com> X-MS-Oob-TLC-OOBClassifiers: OLM:1091; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 8sueETbvDO8WxYVyXs7DCreJ11kPuIzfk7loeTegaJfonSACUCPVrHQ0QRqkY2bVMUzAjFQIcMB2hheZzhfqtqFPrLGHnTRYfgcw7Imit7ggInZ1jHd36DqW9K2fbg1hYx0taQ/XLO70DwgGHFGZcFbzrUmpBj0BTKNvOI6GZrpvvJ8j8x37/Nj7WZOwkFWFWCqv2amy3ziCyxVFXx1xqeUB7CeV9+LmqEW8TdzFrkSg6yN9ioFk2xH3XTIacvlbhIzkzKNPW3ZgWEbGmT8Ftd1ezjMZbAD/4SlVkmfgBHya7iAF08jvK4ztC5dEhvHYgw+txstAn+DB7+6PFsemigbDanYxKRGo29lNpg+o2sBKHcG7ej4M+7tAIgL3kfFYKxrK4m6XQ3jOL7lqBZVM6JU5WXrm5SSg2OU2bSaH+7VFcySgyyMF582NIDV+oCw1udQS8zXYovnpKqRxA8hL6vgevwJ8HzY0UiuBINvGp296j9cOYM3DnbHSx1loqr9WumNzpOQ9/Ahj6uyzJkUzFyBQUBkKpe919btpiqG4oGXjotLY61kvYE6N5BrFno2fEeA5DNS2YPUs4sGZlkKGa/ecdmotHETZVALBqazI6dZtWHpeE1mLBpqbXS6V7oKsW36vRImWl49ek2KKabePDEJCKR6O4HOi87JWmP0yQ7pGCsmf8Dk3YxQVYO8VmIMydwMIaC/sgERxV00aEHsU0Q== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(136003)(396003)(39860400002)(346002)(376002)(46966006)(36840700001)(4326008)(316002)(54906003)(26005)(110136005)(6666004)(36756003)(7636003)(36860700001)(2616005)(82310400003)(8676002)(356005)(16526019)(2906002)(8936002)(186003)(5660300002)(6286002)(36906005)(86362001)(478600001)(70206006)(70586007)(7696005)(1076003)(47076005)(55016002)(426003)(83380400001)(82740400003)(336012); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Jul 2021 13:10:05.8991 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c3883553-2092-4e8f-9877-08d94b7fb177 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT068.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4455 Subject: [dpdk-dev] [PATCH v9 00/15] drivers: introduce mlx5 crypto PMD X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions <dev.dpdk.org> List-Unsubscribe: <https://mails.dpdk.org/options/dev>, <mailto:dev-request@dpdk.org?subject=unsubscribe> List-Archive: <http://mails.dpdk.org/archives/dev/> List-Post: <mailto:dev@dpdk.org> List-Help: <mailto:dev-request@dpdk.org?subject=help> List-Subscribe: <https://mails.dpdk.org/listinfo/dev>, <mailto:dev-request@dpdk.org?subject=subscribe> Errors-To: dev-bounces@dpdk.org Sender: "dev" <dev-bounces@dpdk.org> |
Series |
drivers: introduce mlx5 crypto PMD
|
|
Message
Suanming Mou
July 20, 2021, 1:09 p.m. UTC
v2: - Add data-path part. v3: - Rebase. v4: - Rebase + Address the following Akhil comments: - Set HW feature flag in the capability patch. - Fix mp object release in session clear. - Some spelling and word missing in doc. - Squash data-unit adjustment to the session operations commit. - Wording: device argument -> devarg. v5: - Add mlx5 crypto tests into test library. - Update documentation according to Akhil comments. - Fix memory region management. - Fix multi segment case in data-path code. - Split documentation to the correct commits according to Akhil comments. - Rebase to new version. - Change license to Nvidia license. v6: - Rebase to new version. - Address David's comment and update log accordingly. - Update testing app commits as suggested by Akhil. v7: - Rebase to new version. - Add scatter gather and OOP test cases. v8: - Add a test case that was removed by error. v9: - Reorganize the basic operation commit. - Move the seesion operation commit after QP patch. - Fix coding style. - Move the rel_notes to the last PMD change. - Move the mlx5 test code to last. - Rename the driver name to crypto_mlx5. - Split the MBUF_DATAPAYLOAD_SIZE update out of the series. Shiri Kuzin (10): drivers: introduce mlx5 crypto PMD crypto/mlx5: add DEK object management crypto/mlx5: add basic operations crypto/mlx5: add queue pairs operations crypto/mlx5: add session operations crypto/mlx5: add memory region management crypto/mlx5: create login object using DevX test/crypto: add data-unit and wrapped vectors test/crypto: add AES-XTS multi segment OOP tests test/crypto: add mlx5 crypto driver Suanming Mou (5): crypto/mlx5: add keytag devarg crypto/mlx5: add maximum segments devarg crypto/mlx5: add WQE set initialization crypto/mlx5: add enqueue and dequeue operations crypto/mlx5: add statistic get and reset operations MAINTAINERS | 4 + app/test/test_cryptodev.c | 7 + app/test/test_cryptodev.h | 2 + app/test/test_cryptodev_aes_test_vectors.h | 1404 ++++++++++++++++++++ app/test/test_cryptodev_blockcipher.c | 10 +- app/test/test_cryptodev_blockcipher.h | 2 + doc/guides/cryptodevs/features/mlx5.ini | 37 + doc/guides/cryptodevs/index.rst | 1 + doc/guides/cryptodevs/mlx5.rst | 153 +++ doc/guides/rel_notes/release_21_08.rst | 5 + drivers/common/mlx5/mlx5_common.h | 1 + drivers/common/mlx5/mlx5_common_pci.c | 14 + drivers/common/mlx5/mlx5_common_pci.h | 21 +- drivers/crypto/meson.build | 1 + drivers/crypto/mlx5/meson.build | 27 + drivers/crypto/mlx5/mlx5_crypto.c | 1175 ++++++++++++++++ drivers/crypto/mlx5/mlx5_crypto.h | 90 ++ drivers/crypto/mlx5/mlx5_crypto_dek.c | 160 +++ drivers/crypto/mlx5/mlx5_crypto_utils.h | 19 + drivers/crypto/mlx5/version.map | 3 + 20 files changed, 3125 insertions(+), 11 deletions(-) create mode 100644 doc/guides/cryptodevs/features/mlx5.ini create mode 100644 doc/guides/cryptodevs/mlx5.rst create mode 100644 drivers/crypto/mlx5/meson.build create mode 100644 drivers/crypto/mlx5/mlx5_crypto.c create mode 100644 drivers/crypto/mlx5/mlx5_crypto.h create mode 100644 drivers/crypto/mlx5/mlx5_crypto_dek.c create mode 100644 drivers/crypto/mlx5/mlx5_crypto_utils.h create mode 100644 drivers/crypto/mlx5/version.map
Comments
> v2: > - Add data-path part. > > v3: > - Rebase. > > v4: > - Rebase + Address the following Akhil comments: > - Set HW feature flag in the capability patch. > - Fix mp object release in session clear. > - Some spelling and word missing in doc. > - Squash data-unit adjustment to the session operations commit. > - Wording: device argument -> devarg. > > v5: > - Add mlx5 crypto tests into test library. > - Update documentation according to Akhil comments. > - Fix memory region management. > - Fix multi segment case in data-path code. > - Split documentation to the correct commits according to Akhil > comments. > - Rebase to new version. > - Change license to Nvidia license. > > v6: > - Rebase to new version. > - Address David's comment and update log accordingly. > - Update testing app commits as suggested by Akhil. > > v7: > - Rebase to new version. > - Add scatter gather and OOP test cases. > > v8: > - Add a test case that was removed by error. > > v9: > - Reorganize the basic operation commit. > - Move the seesion operation commit after QP patch. > - Fix coding style. > - Move the rel_notes to the last PMD change. > - Move the mlx5 test code to last. > - Rename the driver name to crypto_mlx5. > - Split the MBUF_DATAPAYLOAD_SIZE update out of the series. > Series Acked-by: Akhil Goyal <gakhil@marvell.com> Applied to dpdk-next-crypto Updated MAINTAINERS file for ownership of mlx5.rst and mlx5.ini files Fixed some typos while applying patches.
> > v2: > > - Add data-path part. > > > > v3: > > - Rebase. > > > > v4: > > - Rebase + Address the following Akhil comments: > > - Set HW feature flag in the capability patch. > > - Fix mp object release in session clear. > > - Some spelling and word missing in doc. > > - Squash data-unit adjustment to the session operations commit. > > - Wording: device argument -> devarg. > > > > v5: > > - Add mlx5 crypto tests into test library. > > - Update documentation according to Akhil comments. > > - Fix memory region management. > > - Fix multi segment case in data-path code. > > - Split documentation to the correct commits according to Akhil > > comments. > > - Rebase to new version. > > - Change license to Nvidia license. > > > > v6: > > - Rebase to new version. > > - Address David's comment and update log accordingly. > > - Update testing app commits as suggested by Akhil. > > > > v7: > > - Rebase to new version. > > - Add scatter gather and OOP test cases. > > > > v8: > > - Add a test case that was removed by error. > > > > v9: > > - Reorganize the basic operation commit. > > - Move the seesion operation commit after QP patch. > > - Fix coding style. > > - Move the rel_notes to the last PMD change. > > - Move the mlx5 test code to last. > > - Rename the driver name to crypto_mlx5. > > - Split the MBUF_DATAPAYLOAD_SIZE update out of the series. > > > Series Acked-by: Akhil Goyal <gakhil@marvell.com> > > Applied to dpdk-next-crypto > Updated MAINTAINERS file for ownership of mlx5.rst and mlx5.ini files > Fixed some typos while applying patches. I am getting error while cross-compile arm on x86. Can you check. Please send a fix if it is a genuine issue, I will squash in the original commit. meson build.octeontx2 --cross-file config/arm/arm64_octeontx2_linux_gcc -Dexamples=all --buildtype=debug ninja -C build.octeontx2 [906/2513] Linking target drivers/librte_common_mlx5.so.21.3. FAILED: drivers/librte_common_mlx5.so.21.3 aarch64-linux-gnu-gcc -o drivers/librte_common_mlx5.so.21.3 'drivers/a715181@@rte_common_mlx5@sha/meson-generated_.._rte_common_mlx5.pmd.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_devx_cmds.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_common.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_common_mp.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_common_mr.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_malloc.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_common_pci.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_common_devx.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_common_utils.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_nl.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_common_os.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_common_verbs.c.o' 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_glue.c.o' -Wl,--as-needed -Wl,--no-undefined -shared -fPIC -Wl,--start-group -Wl,-soname,librte_common_mlx5.so.21 -Wl,--no-as-needed -pthread -lm -ldl lib/librte_hash.so.21.3 lib/librte_eal.so.21.3 lib/librte_kvargs.so.21.3 lib/librte_telemetry.so.21.3 lib/librte_net.so.21.3 lib/librte_mbuf.so.21.3 lib/librte_mempool.so.21.3 lib/librte_ring.so.21.3 lib/librte_rcu.so.21.3 lib/librte_pci.so.21.3 drivers/librte_bus_pci.so.21.3 -Wl,--version-script=/home/cavium/up/dpdk-next-crypto/drivers/common/mlx5/version.map /home/cavium/up/mlx/rdma-core/build/lib/libmlx5.so -Wl,-rpath,/home/cavium/up/mlx/rdma-core/build/lib /home/cavium/up/mlx/rdma-core/build/lib/libibverbs.so -Wl,--end-group -Wl,-rpath,/home/cavium/up/mlx/rdma-core/build/lib '-Wl,-rpath,$ORIGIN/../lib:$ORIGIN/' -Wl,-rpath-link,/home/cavium/up/dpdk-next-crypto/build.octeontx2/lib -Wl,-rpath-link,/home/cavium/up/dpdk-next-crypto/build.octeontx2/drivers /home/cavium/tools/marvell-tools-1013.0/bin/../lib/gcc/aarch64-marvell-linux-gnu/10.1.0/../../../../aarch64-marvell-linux-gnu/bin/ld: /home/cavium/up/mlx/rdma-core/build/lib/libmlx5.so: error adding symbols: file in wrong format collect2: error: ld returned 1 exit status [915/2513] Generating rte_common_sfc_efx.sym_chk with a meson_exe.py custom command.
Hi Akhil, > -----Original Message----- > From: Akhil Goyal <gakhil@marvell.com> > Sent: Wednesday, July 21, 2021 5:02 AM > To: Suanming Mou <suanmingm@nvidia.com>; Shiri Kuzin <shirik@nvidia.com> > Cc: Matan Azrad <matan@nvidia.com>; david.marchand@redhat.com; > dev@dpdk.org > Subject: RE: [EXT] [PATCH v9 00/15] drivers: introduce mlx5 crypto PMD > > > > v2: > > > - Add data-path part. > > > > > > v3: > > > - Rebase. > > > > > > v4: > > > - Rebase + Address the following Akhil comments: > > > - Set HW feature flag in the capability patch. > > > - Fix mp object release in session clear. > > > - Some spelling and word missing in doc. > > > - Squash data-unit adjustment to the session operations commit. > > > - Wording: device argument -> devarg. > > > > > > v5: > > > - Add mlx5 crypto tests into test library. > > > - Update documentation according to Akhil comments. > > > - Fix memory region management. > > > - Fix multi segment case in data-path code. > > > - Split documentation to the correct commits according to Akhil > > > comments. > > > - Rebase to new version. > > > - Change license to Nvidia license. > > > > > > v6: > > > - Rebase to new version. > > > - Address David's comment and update log accordingly. > > > - Update testing app commits as suggested by Akhil. > > > > > > v7: > > > - Rebase to new version. > > > - Add scatter gather and OOP test cases. > > > > > > v8: > > > - Add a test case that was removed by error. > > > > > > v9: > > > - Reorganize the basic operation commit. > > > - Move the seesion operation commit after QP patch. > > > - Fix coding style. > > > - Move the rel_notes to the last PMD change. > > > - Move the mlx5 test code to last. > > > - Rename the driver name to crypto_mlx5. > > > - Split the MBUF_DATAPAYLOAD_SIZE update out of the series. > > > > > Series Acked-by: Akhil Goyal <gakhil@marvell.com> > > > > Applied to dpdk-next-crypto > > Updated MAINTAINERS file for ownership of mlx5.rst and mlx5.ini files > > Fixed some typos while applying patches. > > I am getting error while cross-compile arm on x86. Can you check. Please send a > fix if it is a genuine issue, I will squash in the original commit. > > meson build.octeontx2 --cross-file config/arm/arm64_octeontx2_linux_gcc - > Dexamples=all --buildtype=debug ninja -C build.octeontx2 [906/2513] Linking > target drivers/librte_common_mlx5.so.21.3. > FAILED: drivers/librte_common_mlx5.so.21.3 > aarch64-linux-gnu-gcc -o drivers/librte_common_mlx5.so.21.3 > 'drivers/a715181@@rte_common_mlx5@sha/meson- > generated_.._rte_common_mlx5.pmd.c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_devx_ > cmds.c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > on.c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > on_mp.c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > on_mr.c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_malloc > .c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > on_pci.c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > on_devx.c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > on_utils.c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_ > nl.c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_ > common_os.c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_ > common_verbs.c.o' > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_ > glue.c.o' -Wl,--as-needed -Wl,--no-undefined -shared -fPIC -Wl,--start-group - > Wl,-soname,librte_common_mlx5.so.21 -Wl,--no-as-needed -pthread -lm -ldl > lib/librte_hash.so.21.3 lib/librte_eal.so.21.3 lib/librte_kvargs.so.21.3 > lib/librte_telemetry.so.21.3 lib/librte_net.so.21.3 lib/librte_mbuf.so.21.3 > lib/librte_mempool.so.21.3 lib/librte_ring.so.21.3 lib/librte_rcu.so.21.3 > lib/librte_pci.so.21.3 drivers/librte_bus_pci.so.21.3 -Wl,--version- > script=/home/cavium/up/dpdk-next-crypto/drivers/common/mlx5/version.map > /home/cavium/up/mlx/rdma-core/build/lib/libmlx5.so -Wl,- > rpath,/home/cavium/up/mlx/rdma-core/build/lib /home/cavium/up/mlx/rdma- > core/build/lib/libibverbs.so -Wl,--end-group -Wl,- > rpath,/home/cavium/up/mlx/rdma-core/build/lib '-Wl,- > rpath,$ORIGIN/../lib:$ORIGIN/' -Wl,-rpath-link,/home/cavium/up/dpdk-next- > crypto/build.octeontx2/lib -Wl,-rpath-link,/home/cavium/up/dpdk-next- > crypto/build.octeontx2/drivers > /home/cavium/tools/marvell-tools-1013.0/bin/../lib/gcc/aarch64-marvell-linux- > gnu/10.1.0/../../../../aarch64-marvell-linux-gnu/bin/ld: > /home/cavium/up/mlx/rdma-core/build/lib/libmlx5.so: error adding symbols: > file in wrong format > collect2: error: ld returned 1 exit status [915/2513] Generating > rte_common_sfc_efx.sym_chk with a meson_exe.py custom command. Not sure what's the real issue here, I'm trying to find a local setup to reproduce it.
Hi Akhil, > -----Original Message----- > From: Suanming Mou > Sent: Wednesday, July 21, 2021 8:27 AM > To: Akhil Goyal <gakhil@marvell.com>; Shiri Kuzin <shirik@nvidia.com> > Cc: Matan Azrad <matan@nvidia.com>; david.marchand@redhat.com; > dev@dpdk.org > Subject: RE: [EXT] [PATCH v9 00/15] drivers: introduce mlx5 crypto PMD > > Hi Akhil, > > > -----Original Message----- > > From: Akhil Goyal <gakhil@marvell.com> > > Sent: Wednesday, July 21, 2021 5:02 AM > > To: Suanming Mou <suanmingm@nvidia.com>; Shiri Kuzin > > <shirik@nvidia.com> > > Cc: Matan Azrad <matan@nvidia.com>; david.marchand@redhat.com; > > dev@dpdk.org > > Subject: RE: [EXT] [PATCH v9 00/15] drivers: introduce mlx5 crypto PMD > > > > > > v2: > > > > - Add data-path part. > > > > > > > > v3: > > > > - Rebase. > > > > > > > > v4: > > > > - Rebase + Address the following Akhil comments: > > > > - Set HW feature flag in the capability patch. > > > > - Fix mp object release in session clear. > > > > - Some spelling and word missing in doc. > > > > - Squash data-unit adjustment to the session operations commit. > > > > - Wording: device argument -> devarg. > > > > > > > > v5: > > > > - Add mlx5 crypto tests into test library. > > > > - Update documentation according to Akhil comments. > > > > - Fix memory region management. > > > > - Fix multi segment case in data-path code. > > > > - Split documentation to the correct commits according to Akhil > > > > comments. > > > > - Rebase to new version. > > > > - Change license to Nvidia license. > > > > > > > > v6: > > > > - Rebase to new version. > > > > - Address David's comment and update log accordingly. > > > > - Update testing app commits as suggested by Akhil. > > > > > > > > v7: > > > > - Rebase to new version. > > > > - Add scatter gather and OOP test cases. > > > > > > > > v8: > > > > - Add a test case that was removed by error. > > > > > > > > v9: > > > > - Reorganize the basic operation commit. > > > > - Move the seesion operation commit after QP patch. > > > > - Fix coding style. > > > > - Move the rel_notes to the last PMD change. > > > > - Move the mlx5 test code to last. > > > > - Rename the driver name to crypto_mlx5. > > > > - Split the MBUF_DATAPAYLOAD_SIZE update out of the series. > > > > > > > Series Acked-by: Akhil Goyal <gakhil@marvell.com> > > > > > > Applied to dpdk-next-crypto > > > Updated MAINTAINERS file for ownership of mlx5.rst and mlx5.ini > > > files Fixed some typos while applying patches. > > > > I am getting error while cross-compile arm on x86. Can you check. > > Please send a fix if it is a genuine issue, I will squash in the original commit. > > > > meson build.octeontx2 --cross-file > > config/arm/arm64_octeontx2_linux_gcc - Dexamples=all --buildtype=debug > > ninja -C build.octeontx2 [906/2513] Linking target > drivers/librte_common_mlx5.so.21.3. > > FAILED: drivers/librte_common_mlx5.so.21.3 > > aarch64-linux-gnu-gcc -o drivers/librte_common_mlx5.so.21.3 > > 'drivers/a715181@@rte_common_mlx5@sha/meson- > > generated_.._rte_common_mlx5.pmd.c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_devx_ > > cmds.c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > > on.c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > > on_mp.c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > > on_mr.c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_malloc > > .c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > > on_pci.c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > > on_devx.c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_mlx5_comm > > on_utils.c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_ > > nl.c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_ > > common_os.c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_ > > common_verbs.c.o' > > > 'drivers/a715181@@tmp_rte_common_mlx5@sta/common_mlx5_linux_mlx5_ > > glue.c.o' -Wl,--as-needed -Wl,--no-undefined -shared -fPIC > > -Wl,--start-group - > > Wl,-soname,librte_common_mlx5.so.21 -Wl,--no-as-needed -pthread -lm > > -ldl > > lib/librte_hash.so.21.3 lib/librte_eal.so.21.3 > > lib/librte_kvargs.so.21.3 > > lib/librte_telemetry.so.21.3 lib/librte_net.so.21.3 > > lib/librte_mbuf.so.21.3 > > lib/librte_mempool.so.21.3 lib/librte_ring.so.21.3 > > lib/librte_rcu.so.21.3 > > lib/librte_pci.so.21.3 drivers/librte_bus_pci.so.21.3 -Wl,--version- > > script=/home/cavium/up/dpdk-next-crypto/drivers/common/mlx5/version.ma > > p /home/cavium/up/mlx/rdma-core/build/lib/libmlx5.so -Wl,- > > rpath,/home/cavium/up/mlx/rdma-core/build/lib > > /home/cavium/up/mlx/rdma- core/build/lib/libibverbs.so -Wl,--end-group > > -Wl,- rpath,/home/cavium/up/mlx/rdma-core/build/lib '-Wl,- > > rpath,$ORIGIN/../lib:$ORIGIN/' > > -Wl,-rpath-link,/home/cavium/up/dpdk-next- > > crypto/build.octeontx2/lib -Wl,-rpath-link,/home/cavium/up/dpdk-next- > > crypto/build.octeontx2/drivers > > /home/cavium/tools/marvell-tools-1013.0/bin/../lib/gcc/aarch64-marvell > > -linux- > > gnu/10.1.0/../../../../aarch64-marvell-linux-gnu/bin/ld: > > /home/cavium/up/mlx/rdma-core/build/lib/libmlx5.so: error adding symbols: > > file in wrong format > > collect2: error: ld returned 1 exit status [915/2513] Generating > > rte_common_sfc_efx.sym_chk with a meson_exe.py custom command. > > Not sure what's the real issue here, I'm trying to find a local setup to reproduce > it. I can't be reproduced the issue on my local setup while cross-compiling. And double checked the log here, seems the rdma-core libmlx5.so is not correct: /home/cavium/up/mlx/rdma-core/build/lib/libmlx5.so: error adding symbols: file in wrong format I assume you will see the same issue even when you don't have the crypto patch set? Do you get the error only when you applied the crypto patch set? Thanks, SuanmingMou