@@ -59,6 +59,10 @@ SHA384 = Y
SHA384 HMAC = Y
SHA512 = Y
SHA512 HMAC = Y
+SHA3_224 = Y
+SHA3_256 = Y
+SHA3_384 = Y
+SHA3_512 = Y
AES GMAC = Y
SNOW3G UIA2 = Y
KASUMI F9 = Y
@@ -64,6 +64,10 @@ Hash algorithms:
* ``RTE_CRYPTO_AUTH_SHA384_HMAC``
* ``RTE_CRYPTO_AUTH_SHA512``
* ``RTE_CRYPTO_AUTH_SHA512_HMAC``
+* ``RTE_CRYPTO_AUTH_SHA3_224``
+* ``RTE_CRYPTO_AUTH_SHA3_256``
+* ``RTE_CRYPTO_AUTH_SHA3_384``
+* ``RTE_CRYPTO_AUTH_SHA3_512``
* ``RTE_CRYPTO_AUTH_AES_XCBC_MAC``
* ``RTE_CRYPTO_AUTH_SNOW3G_UIA2``
* ``RTE_CRYPTO_AUTH_MD5_HMAC``
@@ -55,6 +55,10 @@ New Features
Also, make sure to start the actual text at the margin.
=======================================================
+* **Updated Intel QuickAssist Technology (QAT) crypto driver.**
+
+ * Added support for SHA3 224/256/384/512 Plain Hash in QAT GEN 3.
+ * Added support for SHA3 256 Plain Hash in QAT GEN 2.
Removed Items
-------------
@@ -65,9 +65,9 @@ enum icp_qat_hw_auth_algo {
ICP_QAT_HW_AUTH_ALGO_SNOW_3G_UIA2 = 13,
ICP_QAT_HW_AUTH_ALGO_ZUC_3G_128_EIA3 = 14,
ICP_QAT_HW_AUTH_ALGO_SM3 = 15,
- ICP_QAT_HW_AUTH_RESERVED_2 = 16,
+ ICP_QAT_HW_AUTH_ALGO_SHA3_224 = 16,
ICP_QAT_HW_AUTH_ALGO_SHA3_256 = 17,
- ICP_QAT_HW_AUTH_RESERVED_3 = 18,
+ ICP_QAT_HW_AUTH_ALGO_SHA3_384 = 18,
ICP_QAT_HW_AUTH_ALGO_SHA3_512 = 19,
ICP_QAT_HW_AUTH_ALGO_DELIMITER = 20
};
@@ -48,6 +48,9 @@ static struct rte_cryptodev_capabilities qat_sym_crypto_caps_gen2[] = {
CAP_SET(block_size, 128),
CAP_RNG_ZERO(key_size), CAP_RNG(digest_size, 1, 64, 1),
CAP_RNG_ZERO(aad_size), CAP_RNG_ZERO(iv_size)),
+ QAT_SYM_PLAIN_AUTH_CAP(SHA3_256,
+ CAP_SET(block_size, 136),
+ CAP_RNG(digest_size, 32, 32, 0)),
QAT_SYM_AUTH_CAP(SHA1_HMAC,
CAP_SET(block_size, 64),
CAP_RNG(key_size, 1, 64, 1), CAP_RNG(digest_size, 1, 20, 1),
@@ -46,6 +46,18 @@ static struct rte_cryptodev_capabilities qat_sym_crypto_caps_gen3[] = {
CAP_SET(block_size, 128),
CAP_RNG_ZERO(key_size), CAP_RNG(digest_size, 1, 64, 1),
CAP_RNG_ZERO(aad_size), CAP_RNG_ZERO(iv_size)),
+ QAT_SYM_PLAIN_AUTH_CAP(SHA3_224,
+ CAP_SET(block_size, 144),
+ CAP_RNG(digest_size, 28, 28, 0)),
+ QAT_SYM_PLAIN_AUTH_CAP(SHA3_256,
+ CAP_SET(block_size, 136),
+ CAP_RNG(digest_size, 32, 32, 0)),
+ QAT_SYM_PLAIN_AUTH_CAP(SHA3_384,
+ CAP_SET(block_size, 104),
+ CAP_RNG(digest_size, 48, 48, 0)),
+ QAT_SYM_PLAIN_AUTH_CAP(SHA3_512,
+ CAP_SET(block_size, 72),
+ CAP_RNG(digest_size, 64, 64, 0)),
QAT_SYM_AUTH_CAP(SHA1_HMAC,
CAP_SET(block_size, 64),
CAP_RNG(key_size, 1, 64, 1), CAP_RNG(digest_size, 1, 20, 1),
@@ -718,6 +718,22 @@ qat_sym_session_configure_auth(struct rte_cryptodev *dev,
session->qat_hash_alg = ICP_QAT_HW_AUTH_ALGO_SHA512;
session->auth_mode = ICP_QAT_HW_AUTH_MODE0;
break;
+ case RTE_CRYPTO_AUTH_SHA3_224:
+ session->qat_hash_alg = ICP_QAT_HW_AUTH_ALGO_SHA3_224;
+ session->auth_mode = ICP_QAT_HW_AUTH_MODE0;
+ break;
+ case RTE_CRYPTO_AUTH_SHA3_256:
+ session->qat_hash_alg = ICP_QAT_HW_AUTH_ALGO_SHA3_256;
+ session->auth_mode = ICP_QAT_HW_AUTH_MODE0;
+ break;
+ case RTE_CRYPTO_AUTH_SHA3_384:
+ session->qat_hash_alg = ICP_QAT_HW_AUTH_ALGO_SHA3_384;
+ session->auth_mode = ICP_QAT_HW_AUTH_MODE0;
+ break;
+ case RTE_CRYPTO_AUTH_SHA3_512:
+ session->qat_hash_alg = ICP_QAT_HW_AUTH_ALGO_SHA3_512;
+ session->auth_mode = ICP_QAT_HW_AUTH_MODE0;
+ break;
case RTE_CRYPTO_AUTH_SHA1_HMAC:
session->qat_hash_alg = ICP_QAT_HW_AUTH_ALGO_SHA1;
break;
@@ -1019,6 +1035,18 @@ static int qat_hash_get_state1_size(enum icp_qat_hw_auth_algo qat_hash_alg)
case ICP_QAT_HW_AUTH_ALGO_SHA512:
return QAT_HW_ROUND_UP(ICP_QAT_HW_SHA512_STATE1_SZ,
QAT_HW_DEFAULT_ALIGNMENT);
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_224:
+ return QAT_HW_ROUND_UP(ICP_QAT_HW_SHA3_224_STATE1_SZ,
+ QAT_HW_DEFAULT_ALIGNMENT);
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_256:
+ return QAT_HW_ROUND_UP(ICP_QAT_HW_SHA3_256_STATE1_SZ,
+ QAT_HW_DEFAULT_ALIGNMENT);
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_384:
+ return QAT_HW_ROUND_UP(ICP_QAT_HW_SHA3_384_STATE1_SZ,
+ QAT_HW_DEFAULT_ALIGNMENT);
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_512:
+ return QAT_HW_ROUND_UP(ICP_QAT_HW_SHA3_512_STATE1_SZ,
+ QAT_HW_DEFAULT_ALIGNMENT);
case ICP_QAT_HW_AUTH_ALGO_AES_XCBC_MAC:
return QAT_HW_ROUND_UP(ICP_QAT_HW_AES_XCBC_MAC_STATE1_SZ,
QAT_HW_DEFAULT_ALIGNMENT);
@@ -1072,6 +1100,14 @@ static int qat_hash_get_digest_size(enum icp_qat_hw_auth_algo qat_hash_alg)
return ICP_QAT_HW_SHA384_STATE1_SZ;
case ICP_QAT_HW_AUTH_ALGO_SHA512:
return ICP_QAT_HW_SHA512_STATE1_SZ;
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_224:
+ return ICP_QAT_HW_SHA3_224_STATE1_SZ;
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_256:
+ return ICP_QAT_HW_SHA3_256_STATE1_SZ;
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_384:
+ return ICP_QAT_HW_SHA3_384_STATE1_SZ;
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_512:
+ return ICP_QAT_HW_SHA3_512_STATE1_SZ;
case ICP_QAT_HW_AUTH_ALGO_MD5:
return ICP_QAT_HW_MD5_STATE1_SZ;
case ICP_QAT_HW_AUTH_ALGO_AES_XCBC_MAC:
@@ -2230,6 +2266,30 @@ int qat_sym_cd_auth_set(struct qat_sym_session *cdesc,
}
state2_size = ICP_QAT_HW_SHA512_STATE2_SZ;
break;
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_224:
+ /* Plain SHA3-224 */
+ memset(cdesc->cd_cur_ptr, 0, state1_size);
+ state1_size = qat_hash_get_state1_size(
+ cdesc->qat_hash_alg);
+ break;
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_256:
+ /* Plain SHA3-256 */
+ memset(cdesc->cd_cur_ptr, 0, state1_size);
+ state1_size = qat_hash_get_state1_size(
+ cdesc->qat_hash_alg);
+ break;
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_384:
+ /* Plain SHA3-384 */
+ memset(cdesc->cd_cur_ptr, 0, state1_size);
+ state1_size = qat_hash_get_state1_size(
+ cdesc->qat_hash_alg);
+ break;
+ case ICP_QAT_HW_AUTH_ALGO_SHA3_512:
+ /* Plain SHA3-512 */
+ memset(cdesc->cd_cur_ptr, 0, state1_size);
+ state1_size = qat_hash_get_state1_size(
+ cdesc->qat_hash_alg);
+ break;
case ICP_QAT_HW_AUTH_ALGO_AES_XCBC_MAC:
state1_size = ICP_QAT_HW_AES_XCBC_MAC_STATE1_SZ;