[15/30] examples/performance-thread: fix spelling errors
diff mbox series

Message ID 20190701182536.20110-16-stephen@networkplumber.org
State Changes Requested, archived
Delegated to: Thomas Monjalon
Headers show
Series
  • fix spelling errors in comments and messages
Related show

Checks

Context Check Description
ci/checkpatch success coding style OK
ci/Intel-compilation success Compilation OK

Commit Message

Stephen Hemminger July 1, 2019, 6:25 p.m. UTC
Spelling errors found by codespell.

Signed-off-by: Stephen Hemminger <stephen@networkplumber.org>
---
 examples/performance-thread/common/lthread_tls.c | 2 +-
 examples/performance-thread/l3fwd-thread/main.c  | 4 ++--
 2 files changed, 3 insertions(+), 3 deletions(-)

Patch
diff mbox series

diff --git a/examples/performance-thread/common/lthread_tls.c b/examples/performance-thread/common/lthread_tls.c
index 07de6cafabf5..21515829895c 100644
--- a/examples/performance-thread/common/lthread_tls.c
+++ b/examples/performance-thread/common/lthread_tls.c
@@ -214,7 +214,7 @@  void _lthread_tls_alloc(struct lthread *lt)
 	tls->root_sched = (THIS_SCHED);
 	lt->tls = tls;
 
-	/* allocate data for TLS varaiables using RTE_PER_LTHREAD macros */
+	/* allocate data for TLS variables using RTE_PER_LTHREAD macros */
 	if (sizeof(void *) < (uint64_t)RTE_PER_LTHREAD_SECTION_SIZE) {
 		lt->per_lthread_data =
 		    _lthread_objcache_alloc((THIS_SCHED)->per_lthread_cache);
diff --git a/examples/performance-thread/l3fwd-thread/main.c b/examples/performance-thread/l3fwd-thread/main.c
index dd468958aa62..641e289838af 100644
--- a/examples/performance-thread/l3fwd-thread/main.c
+++ b/examples/performance-thread/l3fwd-thread/main.c
@@ -1523,7 +1523,7 @@  processx4_step3(struct rte_mbuf *pkt[FWDSTEP], uint16_t dst_port[FWDSTEP])
 }
 
 /*
- * We group consecutive packets with the same destionation port into one burst.
+ * We group consecutive packets with the same destination port into one burst.
  * To avoid extra latency this is done together with some other packet
  * processing, but after we made a final decision about packet's destination.
  * To do this we maintain:
@@ -1548,7 +1548,7 @@  processx4_step3(struct rte_mbuf *pkt[FWDSTEP], uint16_t dst_port[FWDSTEP])
 
 /*
  * Group consecutive packets with the same destination port in bursts of 4.
- * Suppose we have array of destionation ports:
+ * Suppose we have array of destination ports:
  * dst_port[] = {a, b, c, d,, e, ... }
  * dp1 should contain: <a, b, c, d>, dp2: <b, c, d, e>.
  * We doing 4 comparisons at once and the result is 4 bit mask.