From patchwork Fri Mar 11 03:52:58 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerin Jacob X-Patchwork-Id: 11457 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@dpdk.org Delivered-To: patchwork@dpdk.org Received: from [92.243.14.124] (localhost [IPv6:::1]) by dpdk.org (Postfix) with ESMTP id 6F8D9379B; Fri, 11 Mar 2016 04:53:53 +0100 (CET) Received: from na01-by2-obe.outbound.protection.outlook.com (mail-by2on0098.outbound.protection.outlook.com [207.46.100.98]) by dpdk.org (Postfix) with ESMTP id 8119B376D for ; Fri, 11 Mar 2016 04:53:51 +0100 (CET) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=CAVIUMNETWORKS.onmicrosoft.com; s=selector1-caviumnetworks-com; h=From:To:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=GsYmfbemIvaQ9rV8S8kGyHNWie2W39AcmiQ9xFFtIIs=; b=R/N5v4N6tnULHH19KVeBSEyhkmf7CInkXfXHWQarowdpF8mxX0+8UvRxSoNu0mLcu9wPJWbI72amGf5+TYwPtigXBq3r4HgBPpOn6XNQv3bkGFcwMldg4MIjfj7nt2gl7TGtdgPgBI3Xo8IJR71EttNFUwlmKBgZjuJqla4bkOg= Authentication-Results: dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=none action=none header.from=caviumnetworks.com; Received: from localhost.localdomain (110.170.137.253) by BLUPR0701MB1714.namprd07.prod.outlook.com (10.163.85.140) with Microsoft SMTP Server (TLS) id 15.1.415.20; Fri, 11 Mar 2016 03:53:46 +0000 From: Jerin Jacob To: Date: Fri, 11 Mar 2016 09:22:58 +0530 Message-ID: <1457668379-7316-3-git-send-email-jerin.jacob@caviumnetworks.com> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1457668379-7316-1-git-send-email-jerin.jacob@caviumnetworks.com> References: <1455280123-9311-1-git-send-email-jerin.jacob@caviumnetworks.com> <1457668379-7316-1-git-send-email-jerin.jacob@caviumnetworks.com> MIME-Version: 1.0 X-Originating-IP: [110.170.137.253] X-ClientProxiedBy: SIXPR04CA0075.apcprd04.prod.outlook.com (10.141.119.33) To BLUPR0701MB1714.namprd07.prod.outlook.com (25.163.85.140) X-Microsoft-Exchange-Diagnostics: 1; BLUPR0701MB1714; 2:El1SYgLe23MUAoOBrG3Z7L5HyxfZHxvaj1ip3DH6q6dmmqed44pGnrQuHPAJyKTNqJduOyQ8dPAKYBqPP9gIPzT+gWx4dBJ+suLMWX43ITpi5/rgPsmBOugqnf6oZQ+hSvtKIBA0DLigiLLr2XRKIw==; 3:bWy4KfWdcyp6ke5d28Fu4DpsdqXPeQVfHHAl+SGl0HSVMuOTeNWXeRxHXPsWqVOmdo6UtoAk44UOMx8xTno4JA0xJZsFXjDYmCSOKPGhY+N10jU1Ej+5tyqKHkiB3Bcz; 25:IFdJ0wLDK4XqXc6eHU/GOo5xemqV50m+5/ynVtscqfPeZywTYxTj3mzVp9/tQoolo7GBKsqCWJC5YFN2z6UVeSlpxMyhrbg0/KISIN5r2knp2bWbx/xYz8uKi3spcRd1iAIIQvOuEunBgN2JCJcCI69RFyoS6I6XCS0KCKCOS9uzxGqLkd52l6i9MtvV5V908GgujG5dHxTFnU9dENm+A7RgERNUxsh6CbCCgrhMgIkkksSPcGXSy3QY0powKWcQEiQm1YhVc6MMAwbEMbD6eqksIq7I7w6TG01dKJf2SfbF6umRlCBLs73VdANtb9pKpjid/JLagj3kt11D7RgBjA== X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BLUPR0701MB1714; X-MS-Office365-Filtering-Correlation-Id: 9c7adf1b-1df8-4aba-5f23-08d34960c150 X-Microsoft-Exchange-Diagnostics: 1; BLUPR0701MB1714; 20:i1Wo/f/mR1Ck0KdRweHu7NFz8v1WSv4hpF4GFI5fu/o/0RG5eq6WWWJab8EOGGwEYQKsX6yIkpwo57z+Zh/7V3DxsX4tMEGa5RFWdaW0AlBijcEvBpDLiZBYKJy5ZRmNXSqdBPLv4zmhG+EbqdGR55BfyAChp+UiFqyX/JHc9MKN3lp2hnEk+9sCtxKb1S2cZyCuDXhIIHPfcWtJr7LyF3uJCB99v17pKnTWrGQj/M3QORqxNrxj25tV4Pd6RZLoAEsgYmG49c79R+Cbvx90kyEnAuogBu39U4821aukU6r9Qmg5riB3T+T0lN3i+vcbeMrSXjfC9PYOdFIXDy3IRvaki/7fr9xBFyo74qKYfD1bPbY3xHHrj1zAMEQekMHeadG/LpHG48CGY5lGM4RVWSN5hp/Ys/RyQVTWbuYyNobYFYTi0GtTc2xbknN1aEVRNaqvmmZrECBbKqbz/a1AzAZKJdRm/yXM1GJwQ4S364c7t/5a9Rbzg6MfG/XiviofGlyMwrajFuz4TsLSvmacJJtv6CMe1u4uHEWz7QvyalxyGxyn9e8VAjnemEbmAMt4TY8CfTyY9H0AAEqnEQ2o5qfPTMaNw4P52JpdkkQ3XlA= X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(2401047)(5005006)(8121501046)(3002001)(10201501046); SRVR:BLUPR0701MB1714; BCL:0; PCL:0; RULEID:; SRVR:BLUPR0701MB1714; X-Microsoft-Exchange-Diagnostics: 1; BLUPR0701MB1714; 4:7f1w7Jzvyqkz6RTlitUPtBjTh7h5B5CXx3sYa7J5Vircyl1RaIFqXcWLo0djX86gthqsdCmiLfqZTfOrf6Ced/nZC3qr5KM8cQLAVq5afHPZfavt6l0KrJfYmb6Y8qjoccMDnXn2lrmppVGjbWvtCiAhrxLApibv9W2JvMRvYFwL1xrxqmvPFu0OOmG0/LnojfZV5YNXYBwfgBvt3sOZFw/1B9urBCo9+vKhdKGByJCxlEXA9J9Qxvp0Bn5B8/OZrUp3g4yu4cPoz+nYTwKUgh3FJhFcAUmutpkLbVI4k7Hc7AEeC17PqphukRbiWri6IA3NMrQFjkfl5VXgHcKm+RfGBrPc1tY8IlNaGJeyms87VZS52DJCXI/iiS7sEaJ/ X-Forefront-PRVS: 087894CD3C X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(4630300001)(6009001)(6069001)(48376002)(33646002)(5003940100001)(2906002)(47776003)(5008740100001)(4001430100002)(66066001)(189998001)(107886002)(50466002)(229853001)(6116002)(50986999)(2351001)(586003)(77096005)(3846002)(19580395003)(76176999)(36756003)(2950100001)(92566002)(4326007)(19580405001)(575784001)(110136002)(81166005)(86362001)(50226001)(1096002)(5004730100002)(42186005); DIR:OUT; SFP:1101; SCL:1; SRVR:BLUPR0701MB1714; H:localhost.localdomain; FPR:; SPF:None; MLV:sfv; LANG:en; X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BLUPR0701MB1714; 23:8zmYsDydr1R/VOKq4KZi6FG3lbG+OLvZpo7czO2?= =?us-ascii?Q?/Tg6zA8o7tEkftISTzOkSdw1f8GdwMVXrlLn2hPR5EgBZEJIGZmNQRy55zIn?= =?us-ascii?Q?Og0Xdowd5rdCDXmAHLV7j9mvihTwOI2E/aY8ZtqxZsx8mBfWbvjOEcNBmBAP?= =?us-ascii?Q?wqM917WQAB7G1UKfgP7F8nY8sREnoSV8K7N/ScGq8kmT1BWXtNaumpTUb7MH?= =?us-ascii?Q?5SfVXSP3Ug6BJJzmKTEiRTsmnP6kZJSbmuJEMAgecfk00Adp5y+xKI13u3gz?= =?us-ascii?Q?Wr/pVAggR9M6ccQQpsmUrlVv6rsZksVFXbKLi6H5HwRwoCJDTZ4+zukqnJeU?= =?us-ascii?Q?vpBAwbjtfdsbftQibnqVsSHqs16pH47dgeXBNs99tFOWjKHy+cO0niaENar2?= =?us-ascii?Q?uxzXbolj+3+NSettMviOdFQc9M/2lIc0i/aX3lCQe3jC2eQSvvwcy7Z3jr6A?= =?us-ascii?Q?JvqCjFZIYA7JKbw37fGqwPrF/lZupPh8Zkit4q8mQL5US77FJ07TMcghPLCg?= =?us-ascii?Q?Rtp4GIEE8AbfpRCnGpZmyYSQ42dJjG08kRPamC0VfhBEJSqaOLWP/RH/mloj?= =?us-ascii?Q?f4m+Q/xIQ02DzDr+v4teuv4CgSJ74aIsoMKgK/rHudFsd4tmmH65+61gOcHB?= =?us-ascii?Q?hasEWZmgIA9RcfPkG6thJSyyGnhYNRQbp6vfqfpF0x3NF5YmN4vUMFcwLBgP?= =?us-ascii?Q?DJ1ZnyQu2/KjrLDhRSdzpHzUgjvl3R1cORzOGrkUnCcfhJYKoGRkT66NAEaT?= =?us-ascii?Q?l2PBsq6OEzW2IO92ZZ8T33ZvIfnPV3lvc5TPRdbEnu9/rPBs2Vuoy/tNfRtx?= =?us-ascii?Q?DYB8F4Hwiqy4V9eiwxUUypGJTZVwPI1vGYE1kU1Ca81qyln/ATyDpBP0upK1?= =?us-ascii?Q?FnLdWwV3ybj4JWwlphXoboQNA1KzXkdIFqnwR7GHEimV2LNgYnBLRquO0GpN?= =?us-ascii?Q?Kp7cZF+52ks6LbRWAHpA96gVSBYQVqiPZCFhAMja0KXT2kCd0+2LBteD4sl6?= =?us-ascii?Q?CTVc=3D?= X-Microsoft-Exchange-Diagnostics: 1; BLUPR0701MB1714; 5:134Gf7WxPB0j+nLt6ttxuWr1oA1IzFZf+XaBIYJWu6keKvk8e5WjPsfBxVgMfVigt60Q4Ogc6HSEFd/+xl5YakNJWiMB2gRlFW+j2/Rdj06gq9u0jfv9662So5te6T1whYIQP1gIiBB14PVgqVND0g==; 24:1vN76DBiSYAIalR1RU++ZM7LrGrMl2DqEeAXGXdmNEFM1I/TjTpBQDLaAVIe/j+Tyq7l95pkvNk8l2JraFnpOm5hm8TJKsvm4md3RcIzGw0= SpamDiagnosticOutput: 1:23 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: caviumnetworks.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Mar 2016 03:53:46.2390 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-Transport-CrossTenantHeadersStamped: BLUPR0701MB1714 Cc: viktorin@rehivetech.com Subject: [dpdk-dev] [PATCH v5 2/3] lpm: add support for NEON X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.15 Precedence: list List-Id: patches and discussions about DPDK List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Enabled CONFIG_RTE_LIBRTE_LPM, CONFIG_RTE_LIBRTE_TABLE, CONFIG_RTE_LIBRTE_PIPELINE libraries for arm and arm64 TABLE, PIPELINE libraries were disabled due to LPM library dependency. Signed-off-by: Jerin Jacob Signed-off-by: Jianbo Liu --- MAINTAINERS | 1 + app/test/test_xmmt_ops.h | 20 ++++ config/defconfig_arm-armv7a-linuxapp-gcc | 3 - config/defconfig_arm64-armv8a-linuxapp-gcc | 3 - lib/librte_lpm/Makefile | 5 + lib/librte_lpm/rte_lpm.h | 4 + lib/librte_lpm/rte_lpm_neon.h | 153 +++++++++++++++++++++++++++++ 7 files changed, 183 insertions(+), 6 deletions(-) create mode 100644 lib/librte_lpm/rte_lpm_neon.h diff --git a/MAINTAINERS b/MAINTAINERS index fc03ce8..578387b 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -139,6 +139,7 @@ M: Jerin Jacob M: Jianbo Liu F: lib/librte_eal/common/include/arch/arm/*_64.h F: lib/librte_acl/acl_run_neon.* +F: lib/librte_lpm/rte_lpm_neon.h EZchip TILE-Gx M: Zhigang Lu diff --git a/app/test/test_xmmt_ops.h b/app/test/test_xmmt_ops.h index c055912..de9c16f 100644 --- a/app/test/test_xmmt_ops.h +++ b/app/test/test_xmmt_ops.h @@ -36,6 +36,24 @@ #include +#if defined(RTE_ARCH_ARM) || defined(RTE_ARCH_ARM64) + +/* vect_* abstraction implementation using NEON */ + +/* loads the xmm_t value from address p(does not need to be 16-byte aligned)*/ +#define vect_loadu_sil128(p) vld1q_s32((const int32_t *)p) + +/* sets the 4 signed 32-bit integer values and returns the xmm_t variable */ +static inline xmm_t __attribute__((always_inline)) +vect_set_epi32(int i3, int i2, int i1, int i0) +{ + int32_t data[4] = {i0, i1, i2, i3}; + + return vld1q_s32(data); +} + +#elif defined(RTE_ARCH_X86) + /* vect_* abstraction implementation using SSE */ /* loads the xmm_t value from address p(does not need to be 16-byte aligned)*/ @@ -44,4 +62,6 @@ /* sets the 4 signed 32-bit integer values and returns the xmm_t variable */ #define vect_set_epi32(i3, i2, i1, i0) _mm_set_epi32(i3, i2, i1, i0) +#endif + #endif /* _TEST_XMMT_OPS_H_ */ diff --git a/config/defconfig_arm-armv7a-linuxapp-gcc b/config/defconfig_arm-armv7a-linuxapp-gcc index 23ba95e..b007ca7 100644 --- a/config/defconfig_arm-armv7a-linuxapp-gcc +++ b/config/defconfig_arm-armv7a-linuxapp-gcc @@ -54,9 +54,6 @@ CONFIG_RTE_LIBRTE_KNI=n CONFIG_RTE_EAL_IGB_UIO=n # fails to compile on ARM -CONFIG_RTE_LIBRTE_LPM=n -CONFIG_RTE_LIBRTE_TABLE=n -CONFIG_RTE_LIBRTE_PIPELINE=n CONFIG_RTE_SCHED_VECTOR=n # cannot use those on ARM diff --git a/config/defconfig_arm64-armv8a-linuxapp-gcc b/config/defconfig_arm64-armv8a-linuxapp-gcc index f6f5d18..b0b17cf 100644 --- a/config/defconfig_arm64-armv8a-linuxapp-gcc +++ b/config/defconfig_arm64-armv8a-linuxapp-gcc @@ -48,7 +48,4 @@ CONFIG_RTE_LIBRTE_IVSHMEM=n CONFIG_RTE_LIBRTE_FM10K_PMD=n CONFIG_RTE_LIBRTE_I40E_PMD=n -CONFIG_RTE_LIBRTE_LPM=n -CONFIG_RTE_LIBRTE_TABLE=n -CONFIG_RTE_LIBRTE_PIPELINE=n CONFIG_RTE_SCHED_VECTOR=n diff --git a/lib/librte_lpm/Makefile b/lib/librte_lpm/Makefile index aa51fe4..656ade2 100644 --- a/lib/librte_lpm/Makefile +++ b/lib/librte_lpm/Makefile @@ -46,7 +46,12 @@ SRCS-$(CONFIG_RTE_LIBRTE_LPM) := rte_lpm.c rte_lpm6.c # install this header file SYMLINK-$(CONFIG_RTE_LIBRTE_LPM)-include := rte_lpm.h rte_lpm6.h + +ifneq ($(filter y,$(CONFIG_RTE_ARCH_ARM) $(CONFIG_RTE_ARCH_ARM64)),) +SYMLINK-$(CONFIG_RTE_LIBRTE_LPM)-include += rte_lpm_neon.h +else ifeq ($(CONFIG_RTE_ARCH_X86),y) SYMLINK-$(CONFIG_RTE_LIBRTE_LPM)-include += rte_lpm_sse.h +endif # this lib needs eal DEPDIRS-$(CONFIG_RTE_LIBRTE_LPM) += lib/librte_eal diff --git a/lib/librte_lpm/rte_lpm.h b/lib/librte_lpm/rte_lpm.h index cc55439..2df1d67 100644 --- a/lib/librte_lpm/rte_lpm.h +++ b/lib/librte_lpm/rte_lpm.h @@ -478,7 +478,11 @@ static inline void rte_lpm_lookupx4(const struct rte_lpm *lpm, xmm_t ip, uint32_t hop[4], uint32_t defv); +#if defined(RTE_ARCH_ARM) || defined(RTE_ARCH_ARM64) +#include "rte_lpm_neon.h" +#else #include "rte_lpm_sse.h" +#endif #ifdef __cplusplus } diff --git a/lib/librte_lpm/rte_lpm_neon.h b/lib/librte_lpm/rte_lpm_neon.h new file mode 100644 index 0000000..7c64315 --- /dev/null +++ b/lib/librte_lpm/rte_lpm_neon.h @@ -0,0 +1,153 @@ +/*- + * BSD LICENSE + * + * Copyright(c) 2015 Cavium Networks. All rights reserved. + * All rights reserved. + * + * Copyright(c) 2010-2014 Intel Corporation. All rights reserved. + * All rights reserved. + * + * Derived rte_lpm_lookupx4 implementation from lib/librte_lpm/rte_lpm_sse.h + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions + * are met: + * + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in + * the documentation and/or other materials provided with the + * distribution. + * * Neither the name of Cavium Networks nor the names of its + * contributors may be used to endorse or promote products derived + * from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT + * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR + * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT + * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, + * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT + * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, + * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY + * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE + * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef _RTE_LPM_NEON_H_ +#define _RTE_LPM_NEON_H_ + +#include +#include +#include +#include + +#ifdef __cplusplus +extern "C" { +#endif + +static inline void +rte_lpm_lookupx4(const struct rte_lpm *lpm, xmm_t ip, uint32_t hop[4], + uint32_t defv) +{ + uint32x4_t i24; + rte_xmm_t i8; + uint32_t tbl[4]; + uint64_t idx, pt, pt2; + const uint32_t *ptbl; + + const uint32_t mask = UINT8_MAX; + const int32x4_t mask8 = vdupq_n_s32(mask); + + /* + * RTE_LPM_VALID_EXT_ENTRY_BITMASK for 2 LPM entries + * as one 64-bit value (0x0300000003000000). + */ + const uint64_t mask_xv = + ((uint64_t)RTE_LPM_VALID_EXT_ENTRY_BITMASK | + (uint64_t)RTE_LPM_VALID_EXT_ENTRY_BITMASK << 32); + + /* + * RTE_LPM_LOOKUP_SUCCESS for 2 LPM entries + * as one 64-bit value (0x0100000001000000). + */ + const uint64_t mask_v = + ((uint64_t)RTE_LPM_LOOKUP_SUCCESS | + (uint64_t)RTE_LPM_LOOKUP_SUCCESS << 32); + + /* get 4 indexes for tbl24[]. */ + i24 = vshrq_n_u32((uint32x4_t)ip, CHAR_BIT); + + /* extract values from tbl24[] */ + idx = vgetq_lane_u64((uint64x2_t)i24, 0); + + ptbl = (const uint32_t *)&lpm->tbl24[(uint32_t)idx]; + tbl[0] = *ptbl; + ptbl = (const uint32_t *)&lpm->tbl24[idx >> 32]; + tbl[1] = *ptbl; + + idx = vgetq_lane_u64((uint64x2_t)i24, 1); + + ptbl = (const uint32_t *)&lpm->tbl24[(uint32_t)idx]; + tbl[2] = *ptbl; + ptbl = (const uint32_t *)&lpm->tbl24[idx >> 32]; + tbl[3] = *ptbl; + + /* get 4 indexes for tbl8[]. */ + i8.x = vandq_s32(ip, mask8); + + pt = (uint64_t)tbl[0] | + (uint64_t)tbl[1] << 32; + pt2 = (uint64_t)tbl[2] | + (uint64_t)tbl[3] << 32; + + /* search successfully finished for all 4 IP addresses. */ + if (likely((pt & mask_xv) == mask_v) && + likely((pt2 & mask_xv) == mask_v)) { + *(uint64_t *)hop = pt & RTE_LPM_MASKX4_RES; + *(uint64_t *)(hop + 2) = pt2 & RTE_LPM_MASKX4_RES; + return; + } + + if (unlikely((pt & RTE_LPM_VALID_EXT_ENTRY_BITMASK) == + RTE_LPM_VALID_EXT_ENTRY_BITMASK)) { + i8.u32[0] = i8.u32[0] + + (uint8_t)tbl[0] * RTE_LPM_TBL8_GROUP_NUM_ENTRIES; + ptbl = (const uint32_t *)&lpm->tbl8[i8.u32[0]]; + tbl[0] = *ptbl; + } + if (unlikely((pt >> 32 & RTE_LPM_VALID_EXT_ENTRY_BITMASK) == + RTE_LPM_VALID_EXT_ENTRY_BITMASK)) { + i8.u32[1] = i8.u32[1] + + (uint8_t)tbl[1] * RTE_LPM_TBL8_GROUP_NUM_ENTRIES; + ptbl = (const uint32_t *)&lpm->tbl8[i8.u32[1]]; + tbl[1] = *ptbl; + } + if (unlikely((pt2 & RTE_LPM_VALID_EXT_ENTRY_BITMASK) == + RTE_LPM_VALID_EXT_ENTRY_BITMASK)) { + i8.u32[2] = i8.u32[2] + + (uint8_t)tbl[2] * RTE_LPM_TBL8_GROUP_NUM_ENTRIES; + ptbl = (const uint32_t *)&lpm->tbl8[i8.u32[2]]; + tbl[2] = *ptbl; + } + if (unlikely((pt2 >> 32 & RTE_LPM_VALID_EXT_ENTRY_BITMASK) == + RTE_LPM_VALID_EXT_ENTRY_BITMASK)) { + i8.u32[3] = i8.u32[3] + + (uint8_t)tbl[3] * RTE_LPM_TBL8_GROUP_NUM_ENTRIES; + ptbl = (const uint32_t *)&lpm->tbl8[i8.u32[3]]; + tbl[3] = *ptbl; + } + + hop[0] = (tbl[0] & RTE_LPM_LOOKUP_SUCCESS) ? tbl[0] & 0x00FFFFFF : defv; + hop[1] = (tbl[1] & RTE_LPM_LOOKUP_SUCCESS) ? tbl[1] & 0x00FFFFFF : defv; + hop[2] = (tbl[2] & RTE_LPM_LOOKUP_SUCCESS) ? tbl[2] & 0x00FFFFFF : defv; + hop[3] = (tbl[3] & RTE_LPM_LOOKUP_SUCCESS) ? tbl[3] & 0x00FFFFFF : defv; +} + +#ifdef __cplusplus +} +#endif + +#endif /* _RTE_LPM_NEON_H_ */