From patchwork Mon Jan 9 07:58:32 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Baum X-Patchwork-Id: 121714 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id EDE874237B; Mon, 9 Jan 2023 08:59:09 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id A9D0D40F16; Mon, 9 Jan 2023 08:59:06 +0100 (CET) Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2085.outbound.protection.outlook.com [40.107.244.85]) by mails.dpdk.org (Postfix) with ESMTP id EA92040E50; Mon, 9 Jan 2023 08:59:04 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=bqEuVrJYnLcdSob1Kvw6LjJBkCH9GotYJikVvB84sdLQZ6GzH/ewUUAmdFL0SntMhOepL2XlGsugKS7q7cIHwLKctGXhzpuFyNs5lnzce4XS55k7e9zD2IUgBhr3UQWUu1aodyGMN6H7/f5s0y5zrQkuBFJUvcbl9hU6zD0YBLB3eW0Zj+Fz440KydLVAK5PNqHG1nsfxE1qjuj/R3F2o5N/cO8255FWNZBI6YzVZMDMkCt+ekOtF+iy70iWeUWL7IgIumT8xUNONi3yp/Rj/qKl2wv9m1v8//Uacnbp9w8WrWzJrEtOG1vhV6ZlmGeU+ufpcusbleBC0S3NuxdpCw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=dWYXFnPIalCZsb7EXcay2MmOApU01Q5YpnITKBLOyVU=; b=ga/fcQUymj7HyPED2OwszMkbHtefg78sVbG1DeHjbRNgH6XGacSk68DUsbmfNj5RaGEc65K+B4XcE412T1qVlCtxEn2VrNIjdJQvirLNwVRSRd8xqEFgRoYdtQ0J8ml0EmrXrZXzaJAj0clY9S97kAz5TJXdWdMSiLBYjD+f47SwUEZgjlZ2Sb8KH/WmmowVP64IuVRQpk5ZaDiE8yJrC8s0npqo13X4k47rcLP6gaEEYi8Da+rzKxydJezLSD0TzUwcYhUT8IqIdOH9+FXYl8+fuJUrbzijV/uptJ7lRuqTqvWl4gb1lNPhhQKEWu0Y5ONekRoMZHJpOIhvc+U33Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dWYXFnPIalCZsb7EXcay2MmOApU01Q5YpnITKBLOyVU=; b=YS5Z5ZrEJ1XZImMY99iZCknV9hrdA0/jIAu3WNNbi5IF+YRlyqzpcILtCs/Zy5RAWss9xY9tBLbcIe8pNn5zm61ULI1t9E0yyxJogjJZqYBj0mQ1R1yPTg8odiujnBoN6fI9otqx4ZOkal4HzFQSoNBB4mmvtvPAyIGRn4l3/qP31OMVgw9f/kkEMqzBMnb4eifCBAuYpLFTczlufHiiskg3JpEK8lelntph/FiikrRGrdfJxPfZzQmuvuB3HD40LdIPTHGznZR57gj6+nHbx3YlN4+CDIIhnYen7EkMgkLBLRxMfjI0SjEXEjjXJyB8W4h+F34tx/RZtsCJzs3AGw== Received: from MW4PR04CA0067.namprd04.prod.outlook.com (2603:10b6:303:6b::12) by BY5PR12MB4212.namprd12.prod.outlook.com (2603:10b6:a03:202::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5986.18; Mon, 9 Jan 2023 07:59:00 +0000 Received: from CO1NAM11FT056.eop-nam11.prod.protection.outlook.com (2603:10b6:303:6b:cafe::3f) by MW4PR04CA0067.outlook.office365.com (2603:10b6:303:6b::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5986.18 via Frontend Transport; Mon, 9 Jan 2023 07:59:00 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CO1NAM11FT056.mail.protection.outlook.com (10.13.175.107) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5986.18 via Frontend Transport; Mon, 9 Jan 2023 07:59:00 +0000 Received: from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Sun, 8 Jan 2023 23:58:49 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail205.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Sun, 8 Jan 2023 23:58:49 -0800 Received: from nvidia.com (10.127.8.13) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36 via Frontend Transport; Sun, 8 Jan 2023 23:58:47 -0800 From: Michael Baum To: CC: Matan Azrad , Akhil Goyal , "Thomas Monjalon" , Subject: [PATCH 1/7] compress/mlx5: fix wrong output Adler-32 checksum offset Date: Mon, 9 Jan 2023 09:58:32 +0200 Message-ID: <20230109075838.2508039-2-michaelba@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230109075838.2508039-1-michaelba@nvidia.com> References: <20230109075838.2508039-1-michaelba@nvidia.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1NAM11FT056:EE_|BY5PR12MB4212:EE_ X-MS-Office365-Filtering-Correlation-Id: ccecf1c8-45a6-4c75-9fd9-08daf2175e26 X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: baFUZVWj3+5fl7EtAWuPji0wfGNc/Z3LgrYv/DXceFZKosObq5wSZbMOGUL9VajPfAfHbG1bmV74bHyjFrgpvDleMYLQ4Y6Dd9bn7kYk0CkjqYsx1kV470zCP/6FsXSEOEtGnReRZMJdIg+Ypvd2WFmHlObCq8WRdlaOKsx/NoyIKzkf58WKtJxJ+DMKPOgNebbSHM6ntDa5uHzSpuIaY9kbMGCGpMs+g3AhdNq2Yfvv8K2ieoUUNr6xWOJsilaBKxqa5HtYo1NjKEK5REa54+ux5erQWzLHiwefB7tMV1t8olayS1DbiQlTPyZeDp/HtpnA2MMvTOZ82/OIpm9ntMrHzm4vyVzyV8uWqHlbqBhE2UXS5gDH8ZO0IO4U9dCH0xcB4kh4nmhSAniuCgyZ6srOz6/Olm+Y5Wj8iwFpmIDuBEjZsxi9w39LEPJO6d7bN8n9V7mmI4wTKSijwm/F0Uo44ch4uX63Af3or0t2t6V7DfMommtwFrChVVrhvu5Nh9qnpXrfY9Z239UYisXo4GX1lWfKAISgPWXaEbchRS0ZZA7wZlkecsE9pZfnGLZ6/Ry82ly+/a6pZOCv90/vVxQ8tZozDFJdjNdHnETidx0SFWYZlyHWk82kXHFp057YDbYsIGlH+Pl4S00i5/NWntnVzyV6lOdDJ8LZRTCPTWw= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230022)(4636009)(396003)(136003)(39850400004)(376002)(346002)(451199015)(36840700001)(46966006)(36756003)(186003)(8936002)(6666004)(26005)(2616005)(1076003)(54906003)(5660300002)(55016003)(40480700001)(7696005)(6286002)(6916009)(4326008)(316002)(356005)(86362001)(82740400003)(70586007)(478600001)(7636003)(41300700001)(70206006)(8676002)(82310400005)(47076005)(2906002)(83380400001)(426003)(336012)(36860700001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Jan 2023 07:59:00.2543 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ccecf1c8-45a6-4c75-9fd9-08daf2175e26 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT056.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR12MB4212 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org After de/compress dequeue, the output checksum is copied into the op structure. The "output_checksum" field in op structure is "uint64_t" type, and the 32-bit checksums (CRC32, Adler-32) are copied into the lower 32 bits. When both CRC32 and Adler-32 are configured, CRC32 is copied into the lower 32 bits and Adler-32 into the upper 32 bits. However, in mlx5 PMD Adler-32 without CRC, is mistakenly copied into the upper 32 bits. This patch updates Adler-32 output checksun to be copied into the lower 32 bits. Fixes: f8c97babc9f4 ("compress/mlx5: add data-path functions") Cc: matan@nvidia.com Cc: stable@dpdk.org Signed-off-by: Michael Baum --- drivers/compress/mlx5/mlx5_compress.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/compress/mlx5/mlx5_compress.c b/drivers/compress/mlx5/mlx5_compress.c index 459e4b5e8a..c0a861e5e4 100644 --- a/drivers/compress/mlx5/mlx5_compress.c +++ b/drivers/compress/mlx5/mlx5_compress.c @@ -633,7 +633,7 @@ mlx5_compress_dequeue_burst(void *queue_pair, struct rte_comp_op **ops, break; case RTE_COMP_CHECKSUM_ADLER32: op->output_chksum = (uint64_t)rte_be_to_cpu_32 - (opaq[idx].adler32) << 32; + (opaq[idx].adler32); break; case RTE_COMP_CHECKSUM_CRC32_ADLER32: op->output_chksum = (uint64_t)rte_be_to_cpu_32