From patchwork Thu Feb 2 09:13:32 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Baum X-Patchwork-Id: 122891 X-Patchwork-Delegate: gakhil@marvell.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 32F1341BAB; Thu, 2 Feb 2023 10:14:29 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id CB4E342D56; Thu, 2 Feb 2023 10:14:06 +0100 (CET) Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2063.outbound.protection.outlook.com [40.107.244.63]) by mails.dpdk.org (Postfix) with ESMTP id 1391F42D49 for ; Thu, 2 Feb 2023 10:14:05 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=itMjLB/LtNhz9BiolE52z/qqONhgSNV+QIB5Wx1DM1xaVmofxojjuPojWjJN2EwdATsFi/WrJrOekJ0QjejqpZHLTlHTpgaoVpSlinhYuv/jPcEvSLnH+2bo8nm55XfnAXvAVgFPE68e2+QWmXxD5Oqs/vCU4LFbeWsEpFtPbJfWKSHctQXoFH3kL6QAzqu3Ts3UAhnZ2Vnly9VyDJQ2eYKDwc6ivc0zsmwwV5zZajyGNIHTl6DKXTzvgxDIouER68ldifQbOqMiPZ5p2ltH1wh2x3HO5ZbHm2RGEwJXNbFExdvcT7bv6YcdfvGLQ6spjLWK4mpBd5E8tR5FDQ8MBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=KOz7e5/JCOKDCqNBCL4k/FnsokPIuqv22ajhH9Se7pw=; b=ep3e9sQ7jIBEVjDhlPiwkVR6JI+5hen+w2/YH8tIsxDFEH29CU/4+T6nBrd+8ENVoutFKnseO3M4z1OkCK4eIEsRra65pe2+jkBJZ4OW+Z0U9zm7fR0UQoJB0vZ1fUkPP5yaXdVAjS9alxMwujYxPbbz088Knrw/A+0asuf8iAgeYNncE2obqokLLkRb52MNWQ/Xdyf20EVsDWz/4Vi7b3amspPwwPm4IYCkTY26UcWxo6TZvkA1jdlkCuvrmN4TihEnPqD3KUx7KoBOTLATzDDB/0ScZOLTeMmLzlSVO3I8aaB6pFsoKVuaW+LdsH3FVEDn4auFeqZmhfnRye0u8g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=KOz7e5/JCOKDCqNBCL4k/FnsokPIuqv22ajhH9Se7pw=; b=YyXy2PQmx2fZahbRg2VYPtQ+i8RdWqzF1WVPiwWCyxEiC54wzTg7x5mX08YEXN7+7qdp1wIUoNy9OfTjFVXrQW2AmdyLVgisDpNRXtL1i1xqKZ47FM+BapyRssBGXPumt5WCAjpG/Xwf7y9UdvXpVmh+zaZU8dhRyxm1INi8pSIDWYzLgvQuJk7sAtlb3CKv0wFtyzgrygSaAqXkn0DCBdybhsCBx4er4U2k4NFjBGLMMmov5CADg2ztNUNOUD6px3ehI58QfeUtXhgxiOjXuJUHo0tqF3Mv+cK2JzwmJM7d/7lflnfKVWeGRVlUrHDNLaflbHeyet5zP+hcCjn2Mw== Received: from BN9PR03CA0319.namprd03.prod.outlook.com (2603:10b6:408:112::24) by DS7PR12MB6021.namprd12.prod.outlook.com (2603:10b6:8:87::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6064.27; Thu, 2 Feb 2023 09:14:03 +0000 Received: from BN8NAM11FT016.eop-nam11.prod.protection.outlook.com (2603:10b6:408:112:cafe::c5) by BN9PR03CA0319.outlook.office365.com (2603:10b6:408:112::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6064.27 via Frontend Transport; Thu, 2 Feb 2023 09:14:02 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by BN8NAM11FT016.mail.protection.outlook.com (10.13.176.97) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6064.27 via Frontend Transport; Thu, 2 Feb 2023 09:14:02 +0000 Received: from rnnvmail203.nvidia.com (10.129.68.9) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Thu, 2 Feb 2023 01:13:47 -0800 Received: from rnnvmail203.nvidia.com (10.129.68.9) by rnnvmail203.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Thu, 2 Feb 2023 01:13:47 -0800 Received: from nvidia.com (10.127.8.13) by mail.nvidia.com (10.129.68.9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36 via Frontend Transport; Thu, 2 Feb 2023 01:13:45 -0800 From: Michael Baum To: CC: Matan Azrad , Akhil Goyal , "Ashish Gupta" , Fiona Trahe , "Thomas Monjalon" Subject: [PATCH v2 4/4] app/test-compress-perf: add LZ4 support Date: Thu, 2 Feb 2023 11:13:32 +0200 Message-ID: <20230202091332.1037078-5-michaelba@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230202091332.1037078-1-michaelba@nvidia.com> References: <20230109074526.2507344-1-michaelba@nvidia.com> <20230202091332.1037078-1-michaelba@nvidia.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN8NAM11FT016:EE_|DS7PR12MB6021:EE_ X-MS-Office365-Filtering-Correlation-Id: a69711fe-8f66-451e-15b7-08db04fdd397 X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ejCgw/NpG9+onkZmeQs/ZTA2r6OHRcYdp090JqkAIF9omf3xh8hI8ALO//qIcgP0IoqTOM+25AuCO65l1q8nWTSURk5OtOG2CA5sT3iEsF76PlvmOk63uD8bdC0l8t4VA5HFxl3RZjXE/TK/W09erYYPtEZU0TN+KQoJrXn3ON4Q9p9cP4uaP/Qs3YfxX+IanTwNISHv819KOehd3gN0IURAzfvmlIF+7zgJgepO/HXgrPyK3C9jeSd74I8dkUzyKJDk5FKpLuVUBRNOB+xZW9qu+g9hMcXNpyC+ZMJRILNzbFiI4/+JuamXwunp3hHoSprQXXr9M/KVDSinccw3n2uj4qtVU8yL+pb4Dj9KXcLLRWsofwDdS2HeBl4fjpfE5YLxyEDnN6OelI1Nq5iysngsyVE8knhk4/zwTRBS0WxE3sLw+VbbKSTK/D9U30d37sZIrZIlJxKn6Whs71CMamplYFmFNJMGWyZ327YTlxOXYnSEkKJ1jOHI0KmbmeZrlfbnhvsXsVOsxxQlrOsUk5+NPaC7cdnTqZL/OlbYaZ1l2lBkKSLfBL62UHYMGNGI2vFtQjzK8fvNj5pI/wdd5mgpX5ghK9KAg7o5y1oy9j2SjSpYv2/4qBTZZNDTvYhmKjDtdvhHab+DcSXCDAu5RzjsbWPgdBXTK8UXJELxnWunA7F/3ZhpwqhVGJQQuEiyL6GcsG54RZNyH8ySbIgBsmlB+pkAAnSg1VotHEBJ7fVeBJsUHtPT/pih4JNwiNa/kuMKy4Z4JLOVADVlRrGioRAEnAVeTIaedoZKqeT/QEk= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230025)(4636009)(376002)(136003)(39860400002)(396003)(346002)(451199018)(40470700004)(46966006)(36840700001)(336012)(2906002)(478600001)(36756003)(70586007)(30864003)(40460700003)(6666004)(1076003)(26005)(186003)(6286002)(2616005)(7696005)(55016003)(8936002)(40480700001)(47076005)(86362001)(5660300002)(356005)(41300700001)(426003)(82310400005)(8676002)(83380400001)(70206006)(4326008)(6916009)(316002)(82740400003)(36860700001)(7636003)(54906003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Feb 2023 09:14:02.4157 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a69711fe-8f66-451e-15b7-08db04fdd397 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT016.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS7PR12MB6021 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Add support for LZ4 algorithm and add a new parameter for it. Signed-off-by: Michael Baum --- app/test-compress-perf/comp_perf_options.h | 1 + .../comp_perf_options_parse.c | 43 ++++++++++++++++++- .../comp_perf_test_cyclecount.c | 7 ++- .../comp_perf_test_throughput.c | 7 ++- .../comp_perf_test_verify.c | 7 ++- app/test-compress-perf/main.c | 17 ++++++++ doc/guides/rel_notes/release_23_03.rst | 1 + doc/guides/tools/comp_perf.rst | 5 ++- 8 files changed, 82 insertions(+), 6 deletions(-) diff --git a/app/test-compress-perf/comp_perf_options.h b/app/test-compress-perf/comp_perf_options.h index 5e5227a700..828a7309d8 100644 --- a/app/test-compress-perf/comp_perf_options.h +++ b/app/test-compress-perf/comp_perf_options.h @@ -61,6 +61,7 @@ struct comp_test_data { uint16_t max_sgl_segs; uint32_t total_segs; + uint8_t lz4_flags; enum rte_comp_huffman huffman_enc; enum comp_operation test_op; enum rte_comp_algorithm test_algo; diff --git a/app/test-compress-perf/comp_perf_options_parse.c b/app/test-compress-perf/comp_perf_options_parse.c index 97ddff87ef..6d8c370fc2 100644 --- a/app/test-compress-perf/comp_perf_options_parse.c +++ b/app/test-compress-perf/comp_perf_options_parse.c @@ -27,6 +27,7 @@ #define CPERF_OPTYPE ("operation") #define CPERF_ALGO ("algo") #define CPERF_HUFFMAN_ENC ("huffman-enc") +#define CPERF_LZ4_FLAGS ("lz4-flags") #define CPERF_LEVEL ("compress-level") #define CPERF_WINDOW_SIZE ("window-sz") #define CPERF_EXTERNAL_MBUFS ("external-mbufs") @@ -57,10 +58,11 @@ usage(char *progname) " compressed/decompressed (default: 10000)\n" " --operation [comp/decomp/comp_and_decomp]: perform test on\n" " compression, decompression or both operations\n" - " --algo [null/deflate/lzs]: perform test on algorithm\n" - " null(DMA), deflate or lzs (default: deflate)\n" + " --algo [null/deflate/lzs/lz4]: perform test on algorithm\n" + " null(DMA), deflate, lzs or lz4 (default: deflate)\n" " --huffman-enc [fixed/dynamic/default]: Huffman encoding\n" " (default: dynamic)\n" + " --lz4-flags N: flags to configure LZ4 algorithm (default: 0)\n" " --compress-level N: compression level, which could be a single value, list or range\n" " (default: range between 1 and 9)\n" " --window-sz N: base two log value of compression window size\n" @@ -153,6 +155,23 @@ parse_uint16_t(uint16_t *value, const char *arg) return 0; } +static int +parse_uint8_t(uint8_t *value, const char *arg) +{ + uint32_t val = 0; + int ret = parse_uint32_t(&val, arg); + + if (ret < 0) + return ret; + + if (val > UINT8_MAX) + return -ERANGE; + + *value = (uint8_t) val; + + return 0; +} + static int parse_range(const char *arg, uint8_t *min, uint8_t *max, uint8_t *inc) { @@ -488,6 +507,10 @@ parse_algo(struct comp_test_data *test_data, const char *arg) { "lzs", RTE_COMP_ALGO_LZS + }, + { + "lz4", + RTE_COMP_ALGO_LZ4 } }; @@ -533,6 +556,19 @@ parse_huffman_enc(struct comp_test_data *test_data, const char *arg) return 0; } +static int +parse_lz4_flags(struct comp_test_data *test_data, const char *arg) +{ + int ret = parse_uint8_t(&test_data->lz4_flags, arg); + + if (ret) { + RTE_LOG(ERR, USER1, "Failed to parse LZ4 flags\n"); + return -1; + } + + return 0; +} + static int parse_level(struct comp_test_data *test_data, const char *arg) { @@ -607,6 +643,7 @@ static struct option lgopts[] = { { CPERF_OPTYPE, required_argument, 0, 0 }, { CPERF_ALGO, required_argument, 0, 0 }, { CPERF_HUFFMAN_ENC, required_argument, 0, 0 }, + { CPERF_LZ4_FLAGS, required_argument, 0, 0 }, { CPERF_LEVEL, required_argument, 0, 0 }, { CPERF_WINDOW_SIZE, required_argument, 0, 0 }, { CPERF_EXTERNAL_MBUFS, 0, 0, 0 }, @@ -630,6 +667,7 @@ comp_perf_opts_parse_long(int opt_idx, struct comp_test_data *test_data) { CPERF_OPTYPE, parse_op_type }, { CPERF_ALGO, parse_algo }, { CPERF_HUFFMAN_ENC, parse_huffman_enc }, + { CPERF_LZ4_FLAGS, parse_lz4_flags }, { CPERF_LEVEL, parse_level }, { CPERF_WINDOW_SIZE, parse_window_sz }, { CPERF_EXTERNAL_MBUFS, parse_external_mbufs }, @@ -682,6 +720,7 @@ comp_perf_options_default(struct comp_test_data *test_data) test_data->pool_sz = 8192; test_data->max_sgl_segs = 16; test_data->num_iter = 10000; + test_data->lz4_flags = 0; test_data->huffman_enc = RTE_COMP_HUFFMAN_DYNAMIC; test_data->test_op = COMPRESS_DECOMPRESS; test_data->test_algo = RTE_COMP_ALGO_DEFLATE; diff --git a/app/test-compress-perf/comp_perf_test_cyclecount.c b/app/test-compress-perf/comp_perf_test_cyclecount.c index 81c3d30038..4d336ec8d6 100644 --- a/app/test-compress-perf/comp_perf_test_cyclecount.c +++ b/app/test-compress-perf/comp_perf_test_cyclecount.c @@ -194,13 +194,16 @@ main_loop(struct cperf_cyclecount_ctx *ctx, enum rte_comp_xform_type type) .type = RTE_COMP_COMPRESS, .compress = { .algo = test_data->test_algo, - .deflate.huffman = test_data->huffman_enc, .level = test_data->level, .window_size = test_data->window_sz, .chksum = RTE_COMP_CHECKSUM_NONE, .hash_algo = RTE_COMP_HASH_ALGO_NONE } }; + if (test_data->test_algo == RTE_COMP_ALGO_DEFLATE) + xform.compress.deflate.huffman = test_data->huffman_enc; + else if (test_data->test_algo == RTE_COMP_ALGO_LZ4) + xform.compress.lz4.flags = test_data->lz4_flags; input_bufs = mem->decomp_bufs; output_bufs = mem->comp_bufs; out_seg_sz = test_data->out_seg_sz; @@ -214,6 +217,8 @@ main_loop(struct cperf_cyclecount_ctx *ctx, enum rte_comp_xform_type type) .hash_algo = RTE_COMP_HASH_ALGO_NONE } }; + if (test_data->test_algo == RTE_COMP_ALGO_LZ4) + xform.decompress.lz4.flags = test_data->lz4_flags; input_bufs = mem->comp_bufs; output_bufs = mem->decomp_bufs; out_seg_sz = test_data->seg_sz; diff --git a/app/test-compress-perf/comp_perf_test_throughput.c b/app/test-compress-perf/comp_perf_test_throughput.c index 2545ee9925..1f7072d223 100644 --- a/app/test-compress-perf/comp_perf_test_throughput.c +++ b/app/test-compress-perf/comp_perf_test_throughput.c @@ -85,13 +85,16 @@ main_loop(struct cperf_benchmark_ctx *ctx, enum rte_comp_xform_type type) .type = RTE_COMP_COMPRESS, .compress = { .algo = test_data->test_algo, - .deflate.huffman = test_data->huffman_enc, .level = test_data->level, .window_size = test_data->window_sz, .chksum = RTE_COMP_CHECKSUM_NONE, .hash_algo = RTE_COMP_HASH_ALGO_NONE } }; + if (test_data->test_algo == RTE_COMP_ALGO_DEFLATE) + xform.compress.deflate.huffman = test_data->huffman_enc; + else if (test_data->test_algo == RTE_COMP_ALGO_LZ4) + xform.compress.lz4.flags = test_data->lz4_flags; input_bufs = mem->decomp_bufs; output_bufs = mem->comp_bufs; out_seg_sz = test_data->out_seg_sz; @@ -105,6 +108,8 @@ main_loop(struct cperf_benchmark_ctx *ctx, enum rte_comp_xform_type type) .hash_algo = RTE_COMP_HASH_ALGO_NONE } }; + if (test_data->test_algo == RTE_COMP_ALGO_LZ4) + xform.decompress.lz4.flags = test_data->lz4_flags; input_bufs = mem->comp_bufs; output_bufs = mem->decomp_bufs; out_seg_sz = test_data->seg_sz; diff --git a/app/test-compress-perf/comp_perf_test_verify.c b/app/test-compress-perf/comp_perf_test_verify.c index 88f4f41851..7bd18073cf 100644 --- a/app/test-compress-perf/comp_perf_test_verify.c +++ b/app/test-compress-perf/comp_perf_test_verify.c @@ -88,13 +88,16 @@ main_loop(struct cperf_verify_ctx *ctx, enum rte_comp_xform_type type) .type = RTE_COMP_COMPRESS, .compress = { .algo = test_data->test_algo, - .deflate.huffman = test_data->huffman_enc, .level = test_data->level, .window_size = test_data->window_sz, .chksum = RTE_COMP_CHECKSUM_NONE, .hash_algo = RTE_COMP_HASH_ALGO_NONE } }; + if (test_data->test_algo == RTE_COMP_ALGO_DEFLATE) + xform.compress.deflate.huffman = test_data->huffman_enc; + else if (test_data->test_algo == RTE_COMP_ALGO_LZ4) + xform.compress.lz4.flags = test_data->lz4_flags; output_data_ptr = ctx->mem.compressed_data; output_data_sz = &ctx->comp_data_sz; input_bufs = mem->decomp_bufs; @@ -110,6 +113,8 @@ main_loop(struct cperf_verify_ctx *ctx, enum rte_comp_xform_type type) .hash_algo = RTE_COMP_HASH_ALGO_NONE } }; + if (test_data->test_algo == RTE_COMP_ALGO_LZ4) + xform.decompress.lz4.flags = test_data->lz4_flags; output_data_ptr = ctx->mem.decompressed_data; output_data_sz = &ctx->decomp_data_sz; input_bufs = mem->comp_bufs; diff --git a/app/test-compress-perf/main.c b/app/test-compress-perf/main.c index d049527ba1..fa366123ed 100644 --- a/app/test-compress-perf/main.c +++ b/app/test-compress-perf/main.c @@ -86,6 +86,23 @@ comp_perf_check_capabilities(struct comp_test_data *test_data, uint8_t cdev_id) return -1; } break; + case RTE_COMP_ALGO_LZ4: + /* LZ4 flags */ + if ((test_data->lz4_flags & RTE_COMP_LZ4_FLAG_BLOCK_CHECKSUM) && + (comp_flags & RTE_COMP_FF_LZ4_BLOCK_WITH_CHECKSUM) == 0) { + RTE_LOG(ERR, USER1, + "Compress device does not support LZ4 block with checksum\n"); + return -1; + } + + if ((test_data->lz4_flags & + RTE_COMP_LZ4_FLAG_BLOCK_INDEPENDENCE) && + (comp_flags & RTE_COMP_FF_LZ4_BLOCK_INDEPENDENCE) == 0) { + RTE_LOG(ERR, USER1, + "Compress device does not support LZ4 independent blocks\n"); + return -1; + } + break; case RTE_COMP_ALGO_LZS: case RTE_COMP_ALGO_NULL: break; diff --git a/doc/guides/rel_notes/release_23_03.rst b/doc/guides/rel_notes/release_23_03.rst index da345ded48..aedc5767ff 100644 --- a/doc/guides/rel_notes/release_23_03.rst +++ b/doc/guides/rel_notes/release_23_03.rst @@ -84,6 +84,7 @@ New Features * Added support for ``RTE_COMP_ALGO_LZ4``. * Added support for ``RTE_COMP_CHECKSUM_XXHASH32``. + * Added support for ``lz4`` in test-compress-perf algo options. * **Allowed test single compress operation in test-compress-perf.** diff --git a/doc/guides/tools/comp_perf.rst b/doc/guides/tools/comp_perf.rst index cf9035cc23..5eb05a095c 100644 --- a/doc/guides/tools/comp_perf.rst +++ b/doc/guides/tools/comp_perf.rst @@ -84,10 +84,13 @@ Application Options ``--operation [comp/decomp/comp_and_decomp]``: perform test on compression, decompression or both operations - ``--algo [null/deflate/lzs]`` : perform test on algorithm null(DMA), Deflate or lzs (default: Deflate) + ``--algo [null/deflate/lzs/lz4]`` : perform test on algorithm null(DMA), Deflate, lzs or lz4 (default: Deflate) ``--huffman-enc [fixed/dynamic/default]``: Huffman encoding (default: dynamic) + ``--lz4-flags N``: flags to for LZ4 parameters, + see `LZ4 Frame Descriptor `_ (default: no flags) + ``--compress-level N``: compression level, which could be a single value, list or range (default: range between 1 and 9) ``--window-sz N``: base two log value of compression window size (default: max supported by PMD)