From patchwork Fri Feb 3 05:21:05 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jiawei Wang X-Patchwork-Id: 122992 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 301E441BB7; Fri, 3 Feb 2023 06:21:42 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 48B68427E9; Fri, 3 Feb 2023 06:21:39 +0100 (CET) Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2072.outbound.protection.outlook.com [40.107.93.72]) by mails.dpdk.org (Postfix) with ESMTP id 34C9F41611 for ; Fri, 3 Feb 2023 06:21:38 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=mgvihclgDtDVljI/DUNoDv8ICtrl0oD4cIf3mzXRpTShhQ/QFKDfDX2LSrbwJQpkGRC9dlABE2iAVxw7INTj8GtLPPAp8ISeLuQl2Uf4ee4W3SmCnVO53NkCZ2Kt1wTeMRKtIV31S7eJzX6Qqy2amXeWtyyIi7O+bL/bmRIqGgABExO743GmCEyH75EJ7uFGuUAuSTR5rd4KnUApsMIt6Bbb5K+2q5gLccsqF3eccCgQXTlu/Nj6kc1gk4QJ5r+b514AXhHw9GtbDZzISyag/F7AknyftAsnCz1/vqWkKnpOeLDbLl13c1c9fVhqvvm/hcsHC+CLcXdK4AVif4wQVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=x24RmbQZ95AnkDovbDkmhG+18CWdeghOP5V6TQQHfZo=; b=TG7XZBGjTME3rtQ6B6aCQArbJx70bP2Dt62Rtt+jbrOvwDJWMMiK6OakpWdutI+KyL++igw//+M5Pbj6tgL7uRRn7s5Ts8vX1euNiY7Xsd0XK0Vyq7e/vI00st0FIx24ZeYVqzXo4aXmHnnnjBdEJ97WCgqaqujTZ4SzRw5eBtdMu7WOqpT0D8US0+0WsXjNkhXdL1ZHd+6IuSLOGnxjB5XOcLMwCGiu4mq2PGrKLfEYD7a5ifH/Jnbq46akwNj6xGcC15q5nzeV9qug9uqX7cP/W65b3btW+gPjpD9EmklEHbNyglGwIfUsEB3YEK9x9MsOdYU/ot1j04DH1I7ePA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=x24RmbQZ95AnkDovbDkmhG+18CWdeghOP5V6TQQHfZo=; b=kkRKqqIoHbC5XQgDDcwb2AVdmTuaMmTMXMLIcmhhSQuHGMkRqUUgp6XUsRDoJC6W94BJyamW0ac4786vAGTL5BzA2Vls158CdlVG2aAj1efh0mtcTSfBaWW2X0qphaF6NkUunSxwrLWFetwbuGCs65BqvmagOdDSmzrlTMCD12cQOuaHTDeCfEIQhnG5R6bSQfT+vWyeONT1+tUjSv2KudEas7Xh/rB4h64RThtDXDQ55diuPXjA8bLYu+ojAtfTK14jCv92i5kUz0YHcrYZeXzJaUdM4b2oQcGpUuiu36oDLM9x/xRt14PAY9hNTMhi9mKczuU2mIrCwIfB+l7zlg== Received: from DM5PR08CA0038.namprd08.prod.outlook.com (2603:10b6:4:60::27) by PH0PR12MB8149.namprd12.prod.outlook.com (2603:10b6:510:297::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6064.27; Fri, 3 Feb 2023 05:21:35 +0000 Received: from DM6NAM11FT102.eop-nam11.prod.protection.outlook.com (2603:10b6:4:60:cafe::bb) by DM5PR08CA0038.outlook.office365.com (2603:10b6:4:60::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6064.27 via Frontend Transport; Fri, 3 Feb 2023 05:21:35 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by DM6NAM11FT102.mail.protection.outlook.com (10.13.173.172) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6064.31 via Frontend Transport; Fri, 3 Feb 2023 05:21:35 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Thu, 2 Feb 2023 21:21:25 -0800 Received: from nvidia.com (10.126.231.37) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Thu, 2 Feb 2023 21:21:23 -0800 From: Jiawei Wang To: , , Matan Azrad CC: , Subject: [PATCH 1/3] drivers: add lag Rx port affinity in PRM Date: Fri, 3 Feb 2023 07:21:05 +0200 Message-ID: <20230203052107.48293-2-jiaweiw@nvidia.com> X-Mailer: git-send-email 2.18.1 In-Reply-To: <20230203052107.48293-1-jiaweiw@nvidia.com> References: <20230203052107.48293-1-jiaweiw@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [10.126.231.37] X-ClientProxiedBy: rnnvmail202.nvidia.com (10.129.68.7) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DM6NAM11FT102:EE_|PH0PR12MB8149:EE_ X-MS-Office365-Filtering-Correlation-Id: d2f585c6-7f82-4dfa-97e3-08db05a684ca X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: g9Q/HFNKvgWkg1k2In0JxVXItvBELZmH7SR87q92t/DLIpCBhDx6wOfj36VGVYeqBXNbziaaPh/NgW+KHVgP7dTPhrDtn8mtlSkyFLBNL03w1IZpuHdUMu/cRkgOOfz45GGbEhqc/1+cu8M+8+ax8tLWyLAQZbzGG/0lXTac3XL6mE7h4/FomMxLZrSjTGg2y2im5qi5F0CLOLezkaTZDuYfdCjYT3fcLaZxGArqfW87Gq0Nu+P6tx2m7Z1Ux3Om264dx7vEVN77cuEvqUX/VhlTCo3pt1Dh30m9Zznos0c38dt+9QxJ3E00uCh+EGY364PVPCvlVqsXd/TcTWFaxcq/njq9TmucRSEgzkenDvTNineN1uorIkQ8FIRUAD6qGm2Rbi3geviIvyq6XvHd9ok3b0yl3HmnPvPlEe2Qj9OcQEJo6MA+qm7JKkGpyBH6usfMRIT+CTPUB7bEI32PEr4h7VmH4TzbAoEp6KUpN/UfF4s7TxRtQzpAst8AJz7hSo8w0K8S8V/+Zc5mX5mB2GuWaDiLwZk3u4nub2wnAgvHg77dnEWXIzIS7GAWQYRQK7GrA8WBKEIFnlRFmm5R/ByLNOLVbroF0iul4cB4kMItfKMT3BlRqMR8k/HP3ds6JaoAZPwqGIBX/Gw4wiWPTtYIoBPLtasovt+wHI8CrwXeLDU6rnQ+DcK5+oaRNQaz5sst4/u5rKVL0LYd+YknXA== X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230025)(4636009)(136003)(376002)(346002)(39860400002)(396003)(451199018)(46966006)(36840700001)(40470700004)(82740400003)(426003)(7636003)(8936002)(40460700003)(1076003)(478600001)(336012)(83380400001)(2616005)(186003)(26005)(16526019)(6286002)(70586007)(6636002)(4326008)(316002)(41300700001)(110136005)(8676002)(2906002)(70206006)(5660300002)(54906003)(107886003)(7696005)(6666004)(86362001)(55016003)(36756003)(40480700001)(47076005)(82310400005)(36860700001)(356005); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Feb 2023 05:21:35.2074 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: d2f585c6-7f82-4dfa-97e3-08db05a684ca X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT102.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH0PR12MB8149 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org This patch adds function to query hca capability via Devx for lag_rx_port_affinity. Signed-off-by: Jiawei Wang --- drivers/common/mlx5/mlx5_devx_cmds.c | 3 +++ drivers/common/mlx5/mlx5_devx_cmds.h | 1 + drivers/common/mlx5/mlx5_prm.h | 7 +++++-- drivers/net/mlx5/linux/mlx5_os.c | 4 ++++ drivers/net/mlx5/mlx5.h | 2 ++ 5 files changed, 15 insertions(+), 2 deletions(-) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index e3a4927d0f..a157ab4b6c 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -1141,6 +1141,9 @@ mlx5_devx_cmd_query_hca_attr(void *ctx, attr->outer_ipv4_ihl = MLX5_GET (flow_table_nic_cap, hcattr, ft_field_support_2_nic_receive.outer_ipv4_ihl); + attr->lag_rx_port_affinity = MLX5_GET + (flow_table_nic_cap, hcattr, + ft_field_support_2_nic_receive.lag_rx_port_affinity); /* Query HCA offloads for Ethernet protocol. */ hcattr = mlx5_devx_get_hca_cap(ctx, in, out, &rc, MLX5_GET_HCA_CAP_OP_MOD_ETHERNET_OFFLOAD_CAPS | diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h index c94b9eac06..9cf045ccaa 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.h +++ b/drivers/common/mlx5/mlx5_devx_cmds.h @@ -288,6 +288,7 @@ struct mlx5_hca_attr { uint32_t alloc_flow_counter_pd:1; uint32_t flow_counter_access_aso:1; uint32_t flow_access_aso_opc_mod:8; + uint32_t lag_rx_port_affinity:1; }; /* LAG Context. */ diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index 9294f65e24..8bbb800206 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -905,7 +905,8 @@ struct mlx5_ifc_fte_match_set_misc_bits { u8 vxlan_vni[0x18]; u8 reserved_at_b8[0x8]; u8 geneve_vni[0x18]; - u8 reserved_at_e4[0x6]; + u8 lag_rx_port_affinity[0x4]; + u8 reserved_at_e8[0x2]; u8 geneve_tlv_option_0_exist[0x1]; u8 geneve_oam[0x1]; u8 reserved_at_e0[0xc]; @@ -2044,7 +2045,9 @@ struct mlx5_ifc_ft_fields_support_bits { * Table 1872 - Flow Table Fields Supported 2 Format */ struct mlx5_ifc_ft_fields_support_2_bits { - u8 reserved_at_0[0xd]; + u8 reserved_at_0[0xa]; + u8 lag_rx_port_affinity[0x1]; + u8 reserved_at_c[0x2]; u8 hash_result[0x1]; u8 reserved_at_e[0x1]; u8 tunnel_header_2_3[0x1]; diff --git a/drivers/net/mlx5/linux/mlx5_os.c b/drivers/net/mlx5/linux/mlx5_os.c index a71474c90a..60462da39d 100644 --- a/drivers/net/mlx5/linux/mlx5_os.c +++ b/drivers/net/mlx5/linux/mlx5_os.c @@ -1390,6 +1390,10 @@ mlx5_dev_spawn(struct rte_device *dpdk_dev, DRV_LOG(DEBUG, "DV flow is not supported!"); } #endif + if (hca_attr->lag_rx_port_affinity) { + sh->lag_rx_port_affinity_en = 1; + DRV_LOG(DEBUG, "LAG Rx Port Affinity enabled"); + } } /* Process parameters and store port configuration on priv structure. */ err = mlx5_port_args_config(priv, mkvlist, &priv->config); diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index 16b33e1548..bbd7262a51 100644 --- a/drivers/net/mlx5/mlx5.h +++ b/drivers/net/mlx5/mlx5.h @@ -1374,6 +1374,8 @@ struct mlx5_dev_ctx_shared { uint32_t hws_tags:1; /* Check if tags info for HWS initialized. */ uint32_t shared_mark_enabled:1; /* If mark action is enabled on Rxqs (shared E-Switch domain). */ + uint32_t lag_rx_port_affinity_en:1; + /* lag_rx_port_affinity is supported. */ uint32_t hws_max_log_bulk_sz:5; /* Log of minimal HWS counters created hard coded. */ uint32_t hws_max_nb_counters; /* Maximal number for HWS counters. */