From patchwork Tue Oct 17 08:09:16 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gregory Etelson X-Patchwork-Id: 132724 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id A9B834318A; Tue, 17 Oct 2023 10:10:36 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 28B02427E9; Tue, 17 Oct 2023 10:10:19 +0200 (CEST) Received: from NAM12-DM6-obe.outbound.protection.outlook.com (mail-dm6nam12on2077.outbound.protection.outlook.com [40.107.243.77]) by mails.dpdk.org (Postfix) with ESMTP id 295D6427D9 for ; Tue, 17 Oct 2023 10:10:18 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Umn92jt3LkL72j5FA66awKc6jQRMTALHZLOvZ8/2k8oqyTHUSAXZ4PP1wU/6ac0pOWvJAmj8GjuTCvckxNYT7VHh8Lf0xBaS8paq2FQhCVWfO9LkmZrrhPU5IRwqZS8L/c8KiF03dxe5G7KOapDXvcEzCWit3gTrnQ9bAMnRfzgzeMLO2VjW3W/HNaO5/SD9WJdk1eHmiaU/rRGYB+vylTz8Nc3PRBVWPZgRXetO74LJt8fcjGH8xIsZtXG/oq7UKMPuHe2vLMHMdsEtDPFRnaNVTXiuVGoymS3dUHJAnt4Mb8x6kMWlqjOX3Ex8V5cFj2VB2BKpch7nG7OtHtBN0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SUxFJP3opjnKzZvMIb4aizdox4CEKI/IHSYnUWuWV1Y=; b=GMTB6Haw+rQx92FcSZD1fCunAZ/hmX8rbTWyxbW6/y++6B2H/2njOHb/lq1mLzeisRGibWyzN00uXctGPvG1mtMCuV7PxfmfL0jaWGNJlZ5IaFF975T41NhNF8cSWcp6zmBnPtMMuQ82GEhjjWHPPE6rbBQrlQI0DMi92WhJuToHZ5+3D7G+5vZlNzBmXearc7rCBTNTeqk+0JrWQtnKLFrmI2GBrjnYOTaQ94ZbLXSQ9gfZR+tzyetG9wvkvvQYQK8zhljA7y6OEnU2okdne68hEifyh1A8wsdA2s8OdsGOmufVMMI4BNIG/FwvnDA811KfNc9y41gG8ofE+dQGbA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SUxFJP3opjnKzZvMIb4aizdox4CEKI/IHSYnUWuWV1Y=; b=au2I09KOxUiDoX1z4WHBbGe8SUzy0wCjo5QkHTShNQe5IArRo7s2rAN+Mh9P+cF7zXTQSgimMsBnfeEpqFQWQsYJi2bAcCeIMAUIn1i/RBUKuo5UUAjXPJwkWR3ejjDB/lWKEFZh5ppGIYILRDwVUGeUctOO6xFsdcTKrKOmwmu6p6FlOZ4naPd8V/iJ5Zete/nN1U4mKmR1hOESiC7x9ltRIQP+QYDPBMqvNCCDxNEwDcWnP4mFXglJelazJg5XXC9mjBVCyehaRjDGCoCraHSwU/PGu+S773wUhpvOt1zDnQIZZtoEHocpH9mc723Q7bznyhVI9dVULXIdm5bmKw== Received: from PA7P264CA0214.FRAP264.PROD.OUTLOOK.COM (2603:10a6:102:374::14) by DM4PR12MB7528.namprd12.prod.outlook.com (2603:10b6:8:110::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6886.35; Tue, 17 Oct 2023 08:10:16 +0000 Received: from SA2PEPF00001505.namprd04.prod.outlook.com (2603:10a6:102:374:cafe::9b) by PA7P264CA0214.outlook.office365.com (2603:10a6:102:374::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6886.36 via Frontend Transport; Tue, 17 Oct 2023 08:10:14 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SA2PEPF00001505.mail.protection.outlook.com (10.167.242.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6907.20 via Frontend Transport; Tue, 17 Oct 2023 08:10:13 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Tue, 17 Oct 2023 01:09:59 -0700 Received: from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Tue, 17 Oct 2023 01:09:55 -0700 From: Gregory Etelson To: CC: , =?utf-8?b?wqA=?= , , Shun Hao , Alex Vesker , Suanming Mou , Matan Azrad , Viacheslav Ovsiienko , Ori Kam Subject: [PATCH v3 04/16] net/mlx5/hws: add support for mirroring Date: Tue, 17 Oct 2023 11:09:16 +0300 Message-ID: <20231017080928.30454-5-getelson@nvidia.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20231017080928.30454-1-getelson@nvidia.com> References: <20230927191046.405282-1-getelson@nvidia.com> <20231017080928.30454-1-getelson@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SA2PEPF00001505:EE_|DM4PR12MB7528:EE_ X-MS-Office365-Filtering-Correlation-Id: bbbb7cbd-4f20-468f-5c18-08dbcee87dba X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: UJx39UN4zUGcaWF5l+5blD7riy6kSSoSTvNsfE3wsVzJ6v3X/XDHUydQ8EgDhoLYWnJCnBQ2pAtN7qdiYkc5KLx6ZQ6d01nd1rJaC75jh4knBTd0uWi0pjqhSpMFGG16dcIC3dAIcxM5QWdd2uyW3NTjtnchZd5Z+Dmtc7dKch2NQN/oF8udEB4bjUJS8Ks6R4uDy/1323P35bDAC4NGMt5PB+fYy1oPmSd8CUzRXGOCiwqDAXD7O+QiRiMka0npULGsZGAL+wrO2jy/P/fxbxkYX652T+aZaHq+mBc3L7WZuKyXjEdpyal48oESsdYjiZs7Jk2rLgRlSrGXlqn4OifSQ4SaHi+nXG2jFdCrFz70zk+/my0YDQ69kf5isF1p/DicHh2oA1X8JI6hGO3X12BFqsxHHKkZZy51GBBF0g0azNLnRqcrDDX69S5isJP36aqYfx7FpdKCF0M8cLf02XykLTvh1htawkwqv0yEgq8/GoHYsaDNgJVGggfujTgEo9tScXzRWOAypK64w11AXy32Sbh/mQ3lvEwFFwQ1zFYonP7HhEPofZL20YFmA0ad9OAu8+UAMsdpS+YNWogZ/pTKcF/aNYTLUUp6fIJegCGoC0sQA1pZea4cXFuaACYZqcGbKW3zP+y3G6q6GsrqtKHGaNDLRhCuw7PvZoCiQEWQtT3DFvidetCYZIYt9SbEHLdhWPKPeqd2PHW/ceBx0Y/gXU+cgiH/EuB3LVSTA76fPaKPREwJ67HohpGl2sZN X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230031)(4636009)(136003)(376002)(346002)(39860400002)(396003)(230922051799003)(451199024)(64100799003)(1800799009)(82310400011)(186009)(46966006)(40470700004)(36840700001)(336012)(40460700003)(55016003)(40480700001)(82740400003)(36756003)(47076005)(83380400001)(36860700001)(7636003)(6666004)(356005)(26005)(7696005)(16526019)(6286002)(2906002)(54906003)(6916009)(316002)(70206006)(1076003)(2616005)(70586007)(478600001)(426003)(107886003)(86362001)(41300700001)(8936002)(30864003)(8676002)(4326008)(5660300002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Oct 2023 08:10:13.8750 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: bbbb7cbd-4f20-468f-5c18-08dbcee87dba X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SA2PEPF00001505.namprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB7528 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Shun Hao This patch supports mirroring by adding an dest_array action. The action accecpts a list containing multiple destination actions, and can duplicate packet and forward to each destination in the list. Signed-off-by: Shun Hao Acked-by: Alex Vesker Acked-by: Suanming Mou --- drivers/common/mlx5/mlx5_prm.h | 23 ++++- drivers/net/mlx5/hws/mlx5dr.h | 34 +++++++ drivers/net/mlx5/hws/mlx5dr_action.c | 130 ++++++++++++++++++++++++++- drivers/net/mlx5/hws/mlx5dr_action.h | 3 + drivers/net/mlx5/hws/mlx5dr_cmd.c | 64 ++++++++++--- drivers/net/mlx5/hws/mlx5dr_cmd.h | 21 ++++- drivers/net/mlx5/hws/mlx5dr_debug.c | 1 + drivers/net/mlx5/hws/mlx5dr_table.c | 7 +- 8 files changed, 262 insertions(+), 21 deletions(-) diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index df621b19af..aa0b622ca2 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -2320,7 +2320,11 @@ struct mlx5_ifc_cmd_hca_cap_2_bits { }; struct mlx5_ifc_esw_cap_bits { - u8 reserved_at_0[0x60]; + u8 reserved_at_0[0x1d]; + u8 merged_eswitch[0x1]; + u8 reserved_at_1e[0x2]; + + u8 reserved_at_20[0x40]; u8 esw_manager_vport_number_valid[0x1]; u8 reserved_at_61[0xf]; @@ -5045,6 +5049,7 @@ struct mlx5_ifc_query_flow_table_out_bits { enum mlx5_flow_destination_type { MLX5_FLOW_DESTINATION_TYPE_VPORT = 0x0, MLX5_FLOW_DESTINATION_TYPE_FLOW_TABLE = 0x1, + MLX5_FLOW_DESTINATION_TYPE_TIR = 0x2, }; enum mlx5_flow_context_action { @@ -5088,6 +5093,19 @@ union mlx5_ifc_dest_format_flow_counter_list_auto_bits { u8 reserved_at_0[0x40]; }; +struct mlx5_ifc_extended_dest_format_bits { + struct mlx5_ifc_dest_format_bits destination_entry; + + u8 packet_reformat_id[0x20]; + + u8 reserved_at_60[0x20]; +}; + +#define MLX5_IFC_MULTI_PATH_FT_MAX_LEVEL 64 + +#ifdef PEDANTIC +#pragma GCC diagnostic ignored "-Wpedantic" +#endif struct mlx5_ifc_flow_context_bits { u8 reserved_at_00[0x20]; u8 group_id[0x20]; @@ -5106,8 +5124,7 @@ struct mlx5_ifc_flow_context_bits { u8 reserved_at_e0[0x40]; u8 encrypt_decrypt_obj_id[0x20]; u8 reserved_at_140[0x16c0]; - /* Currently only one destnation */ - union mlx5_ifc_dest_format_flow_counter_list_auto_bits destination[1]; + union mlx5_ifc_dest_format_flow_counter_list_auto_bits destination[0]; }; struct mlx5_ifc_set_fte_in_bits { diff --git a/drivers/net/mlx5/hws/mlx5dr.h b/drivers/net/mlx5/hws/mlx5dr.h index ea8bf683f3..1995c55132 100644 --- a/drivers/net/mlx5/hws/mlx5dr.h +++ b/drivers/net/mlx5/hws/mlx5dr.h @@ -46,6 +46,7 @@ enum mlx5dr_action_type { MLX5DR_ACTION_TYP_ASO_METER, MLX5DR_ACTION_TYP_ASO_CT, MLX5DR_ACTION_TYP_DEST_ROOT, + MLX5DR_ACTION_TYP_DEST_ARRAY, MLX5DR_ACTION_TYP_MAX, }; @@ -213,6 +214,20 @@ struct mlx5dr_rule_action { }; }; +struct mlx5dr_action_dest_attr { + /* Required action combination */ + enum mlx5dr_action_type *action_type; + + /* Required destination action to forward the packet */ + struct mlx5dr_action *dest; + + /* Optional reformat data */ + struct { + size_t reformat_data_sz; + void *reformat_data; + } reformat; +}; + /* Open a context used for direct rule insertion using hardware steering. * Each context can contain multiple tables of different types. * @@ -616,6 +631,25 @@ mlx5dr_action_create_pop_vlan(struct mlx5dr_context *ctx, uint32_t flags); struct mlx5dr_action * mlx5dr_action_create_push_vlan(struct mlx5dr_context *ctx, uint32_t flags); +/* Create a dest array action, this action can duplicate packets and forward to + * multiple destinations in the destination list. + * @param[in] ctx + * The context in which the new action will be created. + * @param[in] num_dest + * The number of dests attributes. + * @param[in] dests + * The destination array. Each contains a destination action and can have + * additional actions. + * @param[in] flags + * Action creation flags. (enum mlx5dr_action_flags) + * @return pointer to mlx5dr_action on success NULL otherwise. + */ +struct mlx5dr_action * +mlx5dr_action_create_dest_array(struct mlx5dr_context *ctx, + size_t num_dest, + struct mlx5dr_action_dest_attr *dests, + uint32_t flags); + /* Create dest root table, this action will jump to root table according * the given priority. * @param[in] ctx diff --git a/drivers/net/mlx5/hws/mlx5dr_action.c b/drivers/net/mlx5/hws/mlx5dr_action.c index 55ec4f71c9..f068bc7e9c 100644 --- a/drivers/net/mlx5/hws/mlx5dr_action.c +++ b/drivers/net/mlx5/hws/mlx5dr_action.c @@ -34,7 +34,8 @@ static const uint32_t action_order_arr[MLX5DR_TABLE_TYPE_MAX][MLX5DR_ACTION_TYP_ BIT(MLX5DR_ACTION_TYP_MISS) | BIT(MLX5DR_ACTION_TYP_TIR) | BIT(MLX5DR_ACTION_TYP_DROP) | - BIT(MLX5DR_ACTION_TYP_DEST_ROOT), + BIT(MLX5DR_ACTION_TYP_DEST_ROOT) | + BIT(MLX5DR_ACTION_TYP_DEST_ARRAY), BIT(MLX5DR_ACTION_TYP_LAST), }, [MLX5DR_TABLE_TYPE_NIC_TX] = { @@ -71,7 +72,8 @@ static const uint32_t action_order_arr[MLX5DR_TABLE_TYPE_MAX][MLX5DR_ACTION_TYP_ BIT(MLX5DR_ACTION_TYP_MISS) | BIT(MLX5DR_ACTION_TYP_VPORT) | BIT(MLX5DR_ACTION_TYP_DROP) | - BIT(MLX5DR_ACTION_TYP_DEST_ROOT), + BIT(MLX5DR_ACTION_TYP_DEST_ROOT) | + BIT(MLX5DR_ACTION_TYP_DEST_ARRAY), BIT(MLX5DR_ACTION_TYP_LAST), }, }; @@ -535,6 +537,7 @@ static void mlx5dr_action_fill_stc_attr(struct mlx5dr_action *action, } break; case MLX5DR_ACTION_TYP_TBL: + case MLX5DR_ACTION_TYP_DEST_ARRAY: attr->action_type = MLX5_IFC_STC_ACTION_TYPE_JUMP_TO_FT; attr->action_offset = MLX5DR_ACTION_OFFSET_HIT; attr->dest_table_id = obj->id; @@ -1700,6 +1703,124 @@ mlx5dr_action_create_modify_header(struct mlx5dr_context *ctx, return NULL; } +struct mlx5dr_action * +mlx5dr_action_create_dest_array(struct mlx5dr_context *ctx, + size_t num_dest, + struct mlx5dr_action_dest_attr *dests, + uint32_t flags) +{ + struct mlx5dr_cmd_set_fte_dest *dest_list = NULL; + struct mlx5dr_cmd_ft_create_attr ft_attr = {0}; + struct mlx5dr_cmd_set_fte_attr fte_attr = {0}; + struct mlx5dr_cmd_forward_tbl *fw_island; + enum mlx5dr_table_type table_type; + struct mlx5dr_action *action; + uint32_t i; + int ret; + + if (num_dest <= 1) { + rte_errno = EINVAL; + DR_LOG(ERR, "Action must have multiple dests"); + return NULL; + } + + if (flags == (MLX5DR_ACTION_FLAG_HWS_RX | MLX5DR_ACTION_FLAG_SHARED)) { + ft_attr.type = FS_FT_NIC_RX; + ft_attr.level = MLX5_IFC_MULTI_PATH_FT_MAX_LEVEL - 1; + table_type = MLX5DR_TABLE_TYPE_NIC_RX; + } else if (flags == (MLX5DR_ACTION_FLAG_HWS_FDB | MLX5DR_ACTION_FLAG_SHARED)) { + ft_attr.type = FS_FT_FDB; + ft_attr.level = ctx->caps->fdb_ft.max_level - 1; + table_type = MLX5DR_TABLE_TYPE_FDB; + } else { + DR_LOG(ERR, "Action flags not supported"); + rte_errno = ENOTSUP; + return NULL; + } + + if (mlx5dr_context_shared_gvmi_used(ctx)) { + DR_LOG(ERR, "Cannot use this action in shared GVMI context"); + rte_errno = ENOTSUP; + return NULL; + } + + dest_list = simple_calloc(num_dest, sizeof(*dest_list)); + if (!dest_list) { + DR_LOG(ERR, "Failed to allocate memory for destinations"); + rte_errno = ENOMEM; + return NULL; + } + + for (i = 0; i < num_dest; i++) { + enum mlx5dr_action_type *action_type = dests[i].action_type; + + if (!mlx5dr_action_check_combo(dests[i].action_type, table_type)) { + DR_LOG(ERR, "Invalid combination of actions"); + rte_errno = EINVAL; + goto free_dest_list; + } + + for (; *action_type != MLX5DR_ACTION_TYP_LAST; action_type++) { + switch (*action_type) { + case MLX5DR_ACTION_TYP_TBL: + dest_list[i].destination_type = + MLX5_FLOW_DESTINATION_TYPE_FLOW_TABLE; + dest_list[i].destination_id = dests[i].dest->devx_dest.devx_obj->id; + fte_attr.action_flags |= MLX5_FLOW_CONTEXT_ACTION_FWD_DEST; + fte_attr.ignore_flow_level = 1; + break; + case MLX5DR_ACTION_TYP_VPORT: + dest_list[i].destination_type = MLX5_FLOW_DESTINATION_TYPE_VPORT; + dest_list[i].destination_id = dests[i].dest->vport.vport_num; + fte_attr.action_flags |= MLX5_FLOW_CONTEXT_ACTION_FWD_DEST; + if (ctx->caps->merged_eswitch) { + dest_list[i].ext_flags |= + MLX5DR_CMD_EXT_DEST_ESW_OWNER_VHCA_ID; + dest_list[i].esw_owner_vhca_id = + dests[i].dest->vport.esw_owner_vhca_id; + } + break; + case MLX5DR_ACTION_TYP_TIR: + dest_list[i].destination_type = MLX5_FLOW_DESTINATION_TYPE_TIR; + dest_list[i].destination_id = dests[i].dest->devx_dest.devx_obj->id; + fte_attr.action_flags |= MLX5_FLOW_CONTEXT_ACTION_FWD_DEST; + break; + default: + DR_LOG(ERR, "Unsupported action in dest_array"); + rte_errno = ENOTSUP; + goto free_dest_list; + } + } + } + fte_attr.dests_num = num_dest; + fte_attr.dests = dest_list; + + fw_island = mlx5dr_cmd_forward_tbl_create(ctx->ibv_ctx, &ft_attr, &fte_attr); + if (!fw_island) + goto free_dest_list; + + action = mlx5dr_action_create_generic(ctx, flags, MLX5DR_ACTION_TYP_DEST_ARRAY); + if (!action) + goto destroy_fw_island; + + ret = mlx5dr_action_create_stcs(action, fw_island->ft); + if (ret) + goto free_action; + + action->dest_array.fw_island = fw_island; + + simple_free(dest_list); + return action; + +free_action: + simple_free(action); +destroy_fw_island: + mlx5dr_cmd_forward_tbl_destroy(fw_island); +free_dest_list: + simple_free(dest_list); + return NULL; +} + struct mlx5dr_action * mlx5dr_action_create_dest_root(struct mlx5dr_context *ctx, uint16_t priority, @@ -1782,6 +1903,10 @@ static void mlx5dr_action_destroy_hws(struct mlx5dr_action *action) mlx5dr_action_destroy_stcs(action); mlx5dr_action_put_shared_stc(action, MLX5DR_CONTEXT_SHARED_STC_POP); break; + case MLX5DR_ACTION_TYP_DEST_ARRAY: + mlx5dr_action_destroy_stcs(action); + mlx5dr_cmd_forward_tbl_destroy(action->dest_array.fw_island); + break; case MLX5DR_ACTION_TYP_REFORMAT_TNL_L3_TO_L2: case MLX5DR_ACTION_TYP_MODIFY_HDR: for (i = 0; i < action->modify_header.num_of_patterns; i++) { @@ -2291,6 +2416,7 @@ int mlx5dr_action_template_process(struct mlx5dr_action_template *at) case MLX5DR_ACTION_TYP_TIR: case MLX5DR_ACTION_TYP_TBL: case MLX5DR_ACTION_TYP_DEST_ROOT: + case MLX5DR_ACTION_TYP_DEST_ARRAY: case MLX5DR_ACTION_TYP_VPORT: case MLX5DR_ACTION_TYP_MISS: /* Hit action */ diff --git a/drivers/net/mlx5/hws/mlx5dr_action.h b/drivers/net/mlx5/hws/mlx5dr_action.h index 104c6880c1..efe07c9d47 100644 --- a/drivers/net/mlx5/hws/mlx5dr_action.h +++ b/drivers/net/mlx5/hws/mlx5dr_action.h @@ -151,6 +151,9 @@ struct mlx5dr_action { struct { struct mlx5dr_devx_obj *devx_obj; } devx_dest; + struct { + struct mlx5dr_cmd_forward_tbl *fw_island; + } dest_array; }; }; diff --git a/drivers/net/mlx5/hws/mlx5dr_cmd.c b/drivers/net/mlx5/hws/mlx5dr_cmd.c index 8f407f9bce..22f7c6b019 100644 --- a/drivers/net/mlx5/hws/mlx5dr_cmd.c +++ b/drivers/net/mlx5/hws/mlx5dr_cmd.c @@ -158,18 +158,31 @@ mlx5dr_cmd_set_fte(struct ibv_context *ctx, uint32_t group_id, struct mlx5dr_cmd_set_fte_attr *fte_attr) { - uint32_t in[MLX5_ST_SZ_DW(set_fte_in) + MLX5_ST_SZ_DW(dest_format)] = {0}; uint32_t out[MLX5_ST_SZ_DW(set_fte_out)] = {0}; struct mlx5dr_devx_obj *devx_obj; + uint32_t dest_entry_sz; + uint32_t total_dest_sz; void *in_flow_context; uint32_t action_flags; - void *in_dests; + uint8_t *in_dests; + uint32_t inlen; + uint32_t *in; + uint32_t i; + + dest_entry_sz = MLX5_ST_SZ_BYTES(dest_format); + total_dest_sz = dest_entry_sz * fte_attr->dests_num; + inlen = align((MLX5_ST_SZ_BYTES(set_fte_in) + total_dest_sz), DW_SIZE); + in = simple_calloc(1, inlen); + if (!in) { + rte_errno = ENOMEM; + return NULL; + } devx_obj = simple_malloc(sizeof(*devx_obj)); if (!devx_obj) { DR_LOG(ERR, "Failed to allocate memory for fte object"); rte_errno = ENOMEM; - return NULL; + goto free_in; } MLX5_SET(set_fte_in, in, opcode, MLX5_CMD_OP_SET_FLOW_TABLE_ENTRY); @@ -179,6 +192,7 @@ mlx5dr_cmd_set_fte(struct ibv_context *ctx, in_flow_context = MLX5_ADDR_OF(set_fte_in, in, flow_context); MLX5_SET(flow_context, in_flow_context, group_id, group_id); MLX5_SET(flow_context, in_flow_context, flow_source, fte_attr->flow_source); + MLX5_SET(set_fte_in, in, ignore_flow_level, fte_attr->ignore_flow_level); action_flags = fte_attr->action_flags; MLX5_SET(flow_context, in_flow_context, action, action_flags); @@ -195,15 +209,39 @@ mlx5dr_cmd_set_fte(struct ibv_context *ctx, } if (action_flags & MLX5_FLOW_CONTEXT_ACTION_FWD_DEST) { - /* Only destination_list_size of size 1 is supported */ - MLX5_SET(flow_context, in_flow_context, destination_list_size, 1); - in_dests = MLX5_ADDR_OF(flow_context, in_flow_context, destination); - MLX5_SET(dest_format, in_dests, destination_type, fte_attr->destination_type); - MLX5_SET(dest_format, in_dests, destination_id, fte_attr->destination_id); - MLX5_SET(set_fte_in, in, ignore_flow_level, fte_attr->ignore_flow_level); + in_dests = (uint8_t *)MLX5_ADDR_OF(flow_context, in_flow_context, destination); + + for (i = 0; i < fte_attr->dests_num; i++) { + struct mlx5dr_cmd_set_fte_dest *dest = &fte_attr->dests[i]; + + switch (dest->destination_type) { + case MLX5_FLOW_DESTINATION_TYPE_VPORT: + if (dest->ext_flags & MLX5DR_CMD_EXT_DEST_ESW_OWNER_VHCA_ID) { + MLX5_SET(dest_format, in_dests, + destination_eswitch_owner_vhca_id_valid, 1); + MLX5_SET(dest_format, in_dests, + destination_eswitch_owner_vhca_id, + dest->esw_owner_vhca_id); + } + /* Fall through */ + case MLX5_FLOW_DESTINATION_TYPE_TIR: + case MLX5_FLOW_DESTINATION_TYPE_FLOW_TABLE: + MLX5_SET(dest_format, in_dests, destination_type, + dest->destination_type); + MLX5_SET(dest_format, in_dests, destination_id, + dest->destination_id); + break; + default: + rte_errno = EOPNOTSUPP; + goto free_devx; + } + + in_dests = in_dests + dest_entry_sz; + } + MLX5_SET(flow_context, in_flow_context, destination_list_size, fte_attr->dests_num); } - devx_obj->obj = mlx5_glue->devx_obj_create(ctx, in, sizeof(in), out, sizeof(out)); + devx_obj->obj = mlx5_glue->devx_obj_create(ctx, in, inlen, out, sizeof(out)); if (!devx_obj->obj) { DR_LOG(ERR, "Failed to create FTE (syndrome: %#x)", mlx5dr_cmd_get_syndrome(out)); @@ -211,10 +249,13 @@ mlx5dr_cmd_set_fte(struct ibv_context *ctx, goto free_devx; } + simple_free(in); return devx_obj; free_devx: simple_free(devx_obj); +free_in: + simple_free(in); return NULL; } @@ -1244,6 +1285,9 @@ int mlx5dr_cmd_query_caps(struct ibv_context *ctx, caps->eswitch_manager_vport_number = MLX5_GET(query_hca_cap_out, out, capability.esw_cap.esw_manager_vport_number); + + caps->merged_eswitch = MLX5_GET(query_hca_cap_out, out, + capability.esw_cap.merged_eswitch); } ret = mlx5_glue->query_device_ex(ctx, NULL, &attr_ex); diff --git a/drivers/net/mlx5/hws/mlx5dr_cmd.h b/drivers/net/mlx5/hws/mlx5dr_cmd.h index bf3a362300..6f4aa3e320 100644 --- a/drivers/net/mlx5/hws/mlx5dr_cmd.h +++ b/drivers/net/mlx5/hws/mlx5dr_cmd.h @@ -5,15 +5,27 @@ #ifndef MLX5DR_CMD_H_ #define MLX5DR_CMD_H_ +enum mlx5dr_cmd_ext_dest_flags { + MLX5DR_CMD_EXT_DEST_REFORMAT = 1 << 0, + MLX5DR_CMD_EXT_DEST_ESW_OWNER_VHCA_ID = 1 << 1, +}; + +struct mlx5dr_cmd_set_fte_dest { + uint8_t destination_type; + uint32_t destination_id; + enum mlx5dr_cmd_ext_dest_flags ext_flags; + uint16_t esw_owner_vhca_id; +}; + struct mlx5dr_cmd_set_fte_attr { uint32_t action_flags; + uint8_t ignore_flow_level; + uint8_t flow_source; uint8_t encrypt_decrypt_type; uint32_t encrypt_decrypt_obj_id; uint32_t packet_reformat_id; - uint8_t destination_type; - uint32_t destination_id; - uint8_t ignore_flow_level; - uint8_t flow_source; + uint32_t dests_num; + struct mlx5dr_cmd_set_fte_dest *dests; }; struct mlx5dr_cmd_ft_create_attr { @@ -216,6 +228,7 @@ struct mlx5dr_cmd_query_caps { struct mlx5dr_cmd_query_ft_caps nic_ft; struct mlx5dr_cmd_query_ft_caps fdb_ft; bool eswitch_manager; + uint8_t merged_eswitch; uint32_t eswitch_manager_vport_number; uint8_t log_header_modify_argument_granularity; uint8_t log_header_modify_argument_max_alloc; diff --git a/drivers/net/mlx5/hws/mlx5dr_debug.c b/drivers/net/mlx5/hws/mlx5dr_debug.c index 89529944a3..e7b1f2cc32 100644 --- a/drivers/net/mlx5/hws/mlx5dr_debug.c +++ b/drivers/net/mlx5/hws/mlx5dr_debug.c @@ -23,6 +23,7 @@ const char *mlx5dr_debug_action_type_str[] = { [MLX5DR_ACTION_TYP_ASO_METER] = "ASO_METER", [MLX5DR_ACTION_TYP_ASO_CT] = "ASO_CT", [MLX5DR_ACTION_TYP_DEST_ROOT] = "DEST_ROOT", + [MLX5DR_ACTION_TYP_DEST_ARRAY] = "DEST_ARRAY", }; static_assert(ARRAY_SIZE(mlx5dr_debug_action_type_str) == MLX5DR_ACTION_TYP_MAX, diff --git a/drivers/net/mlx5/hws/mlx5dr_table.c b/drivers/net/mlx5/hws/mlx5dr_table.c index 91eb92db78..55b9b20150 100644 --- a/drivers/net/mlx5/hws/mlx5dr_table.c +++ b/drivers/net/mlx5/hws/mlx5dr_table.c @@ -22,6 +22,7 @@ mlx5dr_table_up_default_fdb_miss_tbl(struct mlx5dr_table *tbl) struct mlx5dr_cmd_ft_create_attr ft_attr = {0}; struct mlx5dr_cmd_set_fte_attr fte_attr = {0}; struct mlx5dr_cmd_forward_tbl *default_miss; + struct mlx5dr_cmd_set_fte_dest dest = {0}; struct mlx5dr_context *ctx = tbl->ctx; uint8_t tbl_type = tbl->type; @@ -37,9 +38,11 @@ mlx5dr_table_up_default_fdb_miss_tbl(struct mlx5dr_table *tbl) ft_attr.level = tbl->ctx->caps->fdb_ft.max_level; /* The last level */ ft_attr.rtc_valid = false; + dest.destination_type = MLX5_FLOW_DESTINATION_TYPE_VPORT; + dest.destination_id = ctx->caps->eswitch_manager_vport_number; fte_attr.action_flags = MLX5_FLOW_CONTEXT_ACTION_FWD_DEST; - fte_attr.destination_type = MLX5_FLOW_DESTINATION_TYPE_VPORT; - fte_attr.destination_id = ctx->caps->eswitch_manager_vport_number; + fte_attr.dests_num = 1; + fte_attr.dests = &dest; default_miss = mlx5dr_cmd_forward_tbl_create(mlx5dr_context_get_local_ibv(ctx), &ft_attr, &fte_attr);