From patchwork Fri Oct 20 21:41:06 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Stephen Hemminger X-Patchwork-Id: 133105 X-Patchwork-Delegate: david.marchand@redhat.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id EB25D431BE; Fri, 20 Oct 2023 23:41:38 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 153C3406B6; Fri, 20 Oct 2023 23:41:34 +0200 (CEST) Received: from mail-pg1-f170.google.com (mail-pg1-f170.google.com [209.85.215.170]) by mails.dpdk.org (Postfix) with ESMTP id 696BF40266 for ; Fri, 20 Oct 2023 23:41:32 +0200 (CEST) Received: by mail-pg1-f170.google.com with SMTP id 41be03b00d2f7-5859a7d6556so999230a12.0 for ; Fri, 20 Oct 2023 14:41:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=networkplumber-org.20230601.gappssmtp.com; s=20230601; t=1697838091; x=1698442891; darn=dpdk.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=MJwkmISNY3oAekuAZhNv+UmjBjWzhZSV9RIJ1i3a3vc=; b=2kJ75PCH3U6L/XCwT4tSX/Cp+v8PVeQSkQ5gx1MWBK+owKzDC3k/FuuYNZ52op3shR +/RnMTK6WgTRlMC2Xg8b0KG9xLykcfuhnn2TFH+uMIYGU9LoJDfhzInAyZQh0UXuDv3x oO0DM0Md/u2C3z2QpUmeMTDxSLuJu1TqKRzspUCH/qua7/5soHfzHmyROmrT4630xxgG +Xo+szZOrgcIXLTTQdhDPx0OJTpbDiFI72hlr4obnF8tA02iaxc89R+Ul9s2upMb74Lc xdBFwMoaaRHBDA6oZcic1oVFruRd/tuaMDIrn07TKYs8dcmmcpEifHYK3Qot3uEZHOpR R7Sg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1697838091; x=1698442891; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MJwkmISNY3oAekuAZhNv+UmjBjWzhZSV9RIJ1i3a3vc=; b=tP1IHgBMVeDoHZygLGz3xkdiNARvsBc2vXWDR6MfhxVLYWDRVHWphWNlzruXK3YHVN x5Mr9EbI4aEztI7nPoCnBNuavi9XntYWoFf56DxAkC3J5KfRwH80W8CU9XEUk5oh361Y xq0QHQYn2jd7MzMDFGIfVD75tEb3cjGnmI74xRUGAAHMuYX8Ip6EVuR5LZPOL/vjoSAD r03Mv6utTI5Y9XsOc9rafd0CGtynVYxgYXMc93URelVjvfdzziY6+EMKp7P3So+SG96O iOySdt4YWpe/Qnl5lHIBA/GXg4RQ7QcTBwQ5ERtxYJfOiy4KDuPwIDPMxn5XZihFo2U2 EcHw== X-Gm-Message-State: AOJu0YzIRurzqUegmGQJQQ8W2aHPaVQ76GOOZYUxyij+a3vrVghMQmnE b5leh3b22MDDWhwdm2zH9Gpb/MCObvXyHP2RRto88g== X-Google-Smtp-Source: AGHT+IHKOLfVoKJMrhOrFOHffyntni7beTVJxP0F7BmDmt5vsi6TW4ar2q40saxrqyBfcoGGcbm3WA== X-Received: by 2002:a05:6a20:4416:b0:140:3aa:e2ce with SMTP id ce22-20020a056a20441600b0014003aae2cemr3682294pzb.42.1697838091128; Fri, 20 Oct 2023 14:41:31 -0700 (PDT) Received: from hermes.local (204-195-126-68.wavecable.com. [204.195.126.68]) by smtp.gmail.com with ESMTPSA id 19-20020a631753000000b005894450b404sm1886543pgx.63.2023.10.20.14.41.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Oct 2023 14:41:30 -0700 (PDT) From: Stephen Hemminger To: dev@dpdk.org Cc: Stephen Hemminger , Cristian Dumitrescu , Joyce Kong Subject: [PATCH v2 01/14] eal: make bitops a stable API Date: Fri, 20 Oct 2023 14:41:06 -0700 Message-Id: <20231020214119.255491-2-stephen@networkplumber.org> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20231020214119.255491-1-stephen@networkplumber.org> References: <20230809164312.308093-1-stephen@networkplumber.org> <20231020214119.255491-1-stephen@networkplumber.org> MIME-Version: 1.0 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org These were added in 20.05 release. Signed-off-by: Stephen Hemminger Reviewed-by: Joyce Kong --- lib/eal/include/rte_bitmap.h | 8 -------- lib/eal/include/rte_bitops.h | 40 ------------------------------------ 2 files changed, 48 deletions(-) diff --git a/lib/eal/include/rte_bitmap.h b/lib/eal/include/rte_bitmap.h index 46a822768d50..ec819595624c 100644 --- a/lib/eal/include/rte_bitmap.h +++ b/lib/eal/include/rte_bitmap.h @@ -203,9 +203,6 @@ rte_bitmap_init(uint32_t n_bits, uint8_t *mem, uint32_t mem_size) } /** - * @warning - * @b EXPERIMENTAL: this API may change without prior notice. - * * Bitmap clear slab overhead bits. * * @param slabs @@ -215,7 +212,6 @@ rte_bitmap_init(uint32_t n_bits, uint8_t *mem, uint32_t mem_size) * @param pos * The start bit position in the slabs to be cleared. */ -__rte_experimental static inline void __rte_bitmap_clear_slab_overhead_bits(uint64_t *slabs, uint32_t slab_size, uint32_t pos) @@ -235,9 +231,6 @@ __rte_bitmap_clear_slab_overhead_bits(uint64_t *slabs, uint32_t slab_size, } /** - * @warning - * @b EXPERIMENTAL: this API may change without prior notice. - * * Bitmap initialization with all bits set * * @param n_bits @@ -249,7 +242,6 @@ __rte_bitmap_clear_slab_overhead_bits(uint64_t *slabs, uint32_t slab_size, * @return * Handle to bitmap instance. */ -__rte_experimental static inline struct rte_bitmap * rte_bitmap_init_with_all_set(uint32_t n_bits, uint8_t *mem, uint32_t mem_size) { diff --git a/lib/eal/include/rte_bitops.h b/lib/eal/include/rte_bitops.h index 6b8ae8d3acf6..29d24b3a780e 100644 --- a/lib/eal/include/rte_bitops.h +++ b/lib/eal/include/rte_bitops.h @@ -42,9 +42,6 @@ extern "C" { /*------------------------ 32-bit relaxed operations ------------------------*/ /** - * @warning - * @b EXPERIMENTAL: this API may change, or be removed, without prior notice - * * Get the target bit from a 32-bit value without memory ordering. * * @param nr @@ -54,7 +51,6 @@ extern "C" { * @return * The target bit. */ -__rte_experimental static inline uint32_t rte_bit_relaxed_get32(unsigned int nr, volatile uint32_t *addr) { @@ -65,9 +61,6 @@ rte_bit_relaxed_get32(unsigned int nr, volatile uint32_t *addr) } /** - * @warning - * @b EXPERIMENTAL: this API may change, or be removed, without prior notice - * * Set the target bit in a 32-bit value to 1 without memory ordering. * * @param nr @@ -75,7 +68,6 @@ rte_bit_relaxed_get32(unsigned int nr, volatile uint32_t *addr) * @param addr * The address holding the bit. */ -__rte_experimental static inline void rte_bit_relaxed_set32(unsigned int nr, volatile uint32_t *addr) { @@ -86,9 +78,6 @@ rte_bit_relaxed_set32(unsigned int nr, volatile uint32_t *addr) } /** - * @warning - * @b EXPERIMENTAL: this API may change, or be removed, without prior notice - * * Clear the target bit in a 32-bit value to 0 without memory ordering. * * @param nr @@ -96,7 +85,6 @@ rte_bit_relaxed_set32(unsigned int nr, volatile uint32_t *addr) * @param addr * The address holding the bit. */ -__rte_experimental static inline void rte_bit_relaxed_clear32(unsigned int nr, volatile uint32_t *addr) { @@ -107,9 +95,6 @@ rte_bit_relaxed_clear32(unsigned int nr, volatile uint32_t *addr) } /** - * @warning - * @b EXPERIMENTAL: this API may change, or be removed, without prior notice - * * Return the original bit from a 32-bit value, then set it to 1 without * memory ordering. * @@ -120,7 +105,6 @@ rte_bit_relaxed_clear32(unsigned int nr, volatile uint32_t *addr) * @return * The original bit. */ -__rte_experimental static inline uint32_t rte_bit_relaxed_test_and_set32(unsigned int nr, volatile uint32_t *addr) { @@ -133,9 +117,6 @@ rte_bit_relaxed_test_and_set32(unsigned int nr, volatile uint32_t *addr) } /** - * @warning - * @b EXPERIMENTAL: this API may change, or be removed, without prior notice - * * Return the original bit from a 32-bit value, then clear it to 0 without * memory ordering. * @@ -146,7 +127,6 @@ rte_bit_relaxed_test_and_set32(unsigned int nr, volatile uint32_t *addr) * @return * The original bit. */ -__rte_experimental static inline uint32_t rte_bit_relaxed_test_and_clear32(unsigned int nr, volatile uint32_t *addr) { @@ -161,9 +141,6 @@ rte_bit_relaxed_test_and_clear32(unsigned int nr, volatile uint32_t *addr) /*------------------------ 64-bit relaxed operations ------------------------*/ /** - * @warning - * @b EXPERIMENTAL: this API may change, or be removed, without prior notice - * * Get the target bit from a 64-bit value without memory ordering. * * @param nr @@ -173,7 +150,6 @@ rte_bit_relaxed_test_and_clear32(unsigned int nr, volatile uint32_t *addr) * @return * The target bit. */ -__rte_experimental static inline uint64_t rte_bit_relaxed_get64(unsigned int nr, volatile uint64_t *addr) { @@ -184,9 +160,6 @@ rte_bit_relaxed_get64(unsigned int nr, volatile uint64_t *addr) } /** - * @warning - * @b EXPERIMENTAL: this API may change, or be removed, without prior notice - * * Set the target bit in a 64-bit value to 1 without memory ordering. * * @param nr @@ -194,7 +167,6 @@ rte_bit_relaxed_get64(unsigned int nr, volatile uint64_t *addr) * @param addr * The address holding the bit. */ -__rte_experimental static inline void rte_bit_relaxed_set64(unsigned int nr, volatile uint64_t *addr) { @@ -205,9 +177,6 @@ rte_bit_relaxed_set64(unsigned int nr, volatile uint64_t *addr) } /** - * @warning - * @b EXPERIMENTAL: this API may change, or be removed, without prior notice - * * Clear the target bit in a 64-bit value to 0 without memory ordering. * * @param nr @@ -215,7 +184,6 @@ rte_bit_relaxed_set64(unsigned int nr, volatile uint64_t *addr) * @param addr * The address holding the bit. */ -__rte_experimental static inline void rte_bit_relaxed_clear64(unsigned int nr, volatile uint64_t *addr) { @@ -226,9 +194,6 @@ rte_bit_relaxed_clear64(unsigned int nr, volatile uint64_t *addr) } /** - * @warning - * @b EXPERIMENTAL: this API may change, or be removed, without prior notice - * * Return the original bit from a 64-bit value, then set it to 1 without * memory ordering. * @@ -239,7 +204,6 @@ rte_bit_relaxed_clear64(unsigned int nr, volatile uint64_t *addr) * @return * The original bit. */ -__rte_experimental static inline uint64_t rte_bit_relaxed_test_and_set64(unsigned int nr, volatile uint64_t *addr) { @@ -252,9 +216,6 @@ rte_bit_relaxed_test_and_set64(unsigned int nr, volatile uint64_t *addr) } /** - * @warning - * @b EXPERIMENTAL: this API may change, or be removed, without prior notice - * * Return the original bit from a 64-bit value, then clear it to 0 without * memory ordering. * @@ -265,7 +226,6 @@ rte_bit_relaxed_test_and_set64(unsigned int nr, volatile uint64_t *addr) * @return * The original bit. */ -__rte_experimental static inline uint64_t rte_bit_relaxed_test_and_clear64(unsigned int nr, volatile uint64_t *addr) {