From patchwork Sun Oct 29 16:31:40 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gregory Etelson X-Patchwork-Id: 133581 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 864C243238; Sun, 29 Oct 2023 17:33:31 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 2C26D40DF5; Sun, 29 Oct 2023 17:33:02 +0100 (CET) Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2045.outbound.protection.outlook.com [40.107.93.45]) by mails.dpdk.org (Postfix) with ESMTP id C7DBA40ECF for ; Sun, 29 Oct 2023 17:33:00 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=bumJKVHRgNCpbcWxtLhneCgPx8CqLwxTyqPlraxyAo2+6NTqQsMYH9kAezdSJB6klHbZbqZV4nq2301RU+Mf/DRSmUKFHHBtqttFPIwd1sD2/oEzlj+XWdKZy6H6Bvd6pw26dy6CVpr/cBmibEb3XjTEcSpLtsKxjEPYKHMmeYPWDiWuCDXKmKe7hCCrIwgfLVzH35dtJ713tL3YCZNos+VKlABeHoik2yGUFOeAcvFUeeNrlcL93zGnETf9IxVuYy7FXOUjTLpT97qrY7/UQ2Bx8B/IHckSrC3SpD4Bj4xdbeA3fAkFSrXgzTQlU1vhQeFbR5a4/Z+ZhOezrb/7zQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=VVOnIXGb1fhemHEG73wmV/VgeehdDf/Qqx6LRMXCYXk=; b=GMLBp66VQKiGCxIo0wuydFENjz6Yo6QxFIBIQtpErbjxXukTrLGtNChuDLlo2FGDDZJ2YQcEqYpaX/0wpHDexGCCVXacHvduarh+cX/O7OUpTuwK0N1fi14epGnhi7ASIcj4mjHThJMZLq7aRpx9L00LuRyiZHvv3Vt0rsDLDDl1ZoTExRBvJdwxZK9iD95wYfoptimq8mI1/5n/w3HeH+UT2HktHyisKmNJ2lhUBH7vdTuQJLBu4cldMHUKBhL7OliHKgW4yC+wamoo/FnWBfhqfPEHdDJJTeQwMdocyceFND1cp5fUImZStoSLR6IePhNfqpBgBFRjsV/BxipiXg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=VVOnIXGb1fhemHEG73wmV/VgeehdDf/Qqx6LRMXCYXk=; b=fxoxXT3cMCibsakarwiYlYtqY/cdhGheyZ0pQGrZTqX0xKngwwQ/dJWnDSC75CdhZq1qn1Axmo1s1a5BbvqzAlKcluReoqabLS4VBRU7SvKUXu/uFIuywcUXLBPusZF6fqALMwMJ1DjW5ID9CdPy6LCGV3Gevl2vbutYzl8d9va8KCBvtEvf5hkHTDVJQfb4WAw2EzxFzUMlE+waeEKNxzaIxzIeI6tHR3vV9UBMZsDa9H+aOvo5f9+7zCncqfOTGVhJOmKhYzbVShzcT74+rb3JLeQClx3vpGR0nAoRUqQv+wp+bHheX8g0xKG5haR7zURmo4itYPw5BLhr51fYtg== Received: from MN2PR16CA0029.namprd16.prod.outlook.com (2603:10b6:208:134::42) by SJ2PR12MB8925.namprd12.prod.outlook.com (2603:10b6:a03:542::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.26; Sun, 29 Oct 2023 16:32:58 +0000 Received: from BL02EPF0001A0FC.namprd03.prod.outlook.com (2603:10b6:208:134:cafe::23) by MN2PR16CA0029.outlook.office365.com (2603:10b6:208:134::42) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6907.26 via Frontend Transport; Sun, 29 Oct 2023 16:32:58 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by BL02EPF0001A0FC.mail.protection.outlook.com (10.167.242.103) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.15 via Frontend Transport; Sun, 29 Oct 2023 16:32:58 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sun, 29 Oct 2023 09:32:42 -0700 Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sun, 29 Oct 2023 09:32:39 -0700 From: Gregory Etelson To: CC: , , , "Itamar Gozlan" , Matan Azrad , "Viacheslav Ovsiienko" , Ori Kam , Suanming Mou Subject: [PATCH 08/30] net/mlx5/hws: adding method to query rule hash Date: Sun, 29 Oct 2023 18:31:40 +0200 Message-ID: <20231029163202.216450-8-getelson@nvidia.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20231029163202.216450-1-getelson@nvidia.com> References: <20231029163202.216450-1-getelson@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BL02EPF0001A0FC:EE_|SJ2PR12MB8925:EE_ X-MS-Office365-Filtering-Correlation-Id: f3f46117-40fe-4fa4-2fde-08dbd89cb5f0 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 2TZ/8dgh6RkdSo3f2aVBWVgxWCwHihYDSRvfeniNDtgpwWu94pqLQEw8Ntj5clum9s3Kpnu6aJyEXyh9lH8A2FvUTcw84t5pjIcgHKq2tC5Bj/R8vzlY3mPDPNAUcspqDh0UwYq5Bem+VK8ySM5kopvgC8oePFGfvlxIxupKux3gIGb6PDpry8ojNAwSHCH+F5Hdt7NbBoIW26Dr0qNWwjVBueHklHpHHuXtDnoOgxCXsrmeDqmSBiCE78yCFCRbUgQT7PhkxCwWI/DtmkYZ4UWMOfM7oX/+zReMI1nAlO4kACAHV6YYaD5s5iv5Vsh2R/EjIBk+pwDe5z3brJybPKMY1W9kfoMZ8y3XSA1uWD99iLbNdYzywrv2b2bJhoF7H6CgmvmFHRLRBCUnu21nDfFIg+ND7+XB/ELUQxj0LXemkT+9i5sBXxtvX+qKGN6krQbyVcO2QYVXv91y49anxhE0QD8fliwrnFVFy8UvdRSrOP/jn6DAf9dIEUAxagWJ0ON/CCLFT4MU3gXsm9GR+8kZXLGpwA5lnsAx7isFYSpSS4gy2VApmR5kVbkG9N3K7wQZhZGYSIAm6mZRri5l/02oWkqexW9fwP/pagG/pRMc3CBU4m3zZqkPaXDNSgJ8xg4yYlzT+ZfE4HmKEgz7ahLtrXG1g0+eFc2hfC2D2Dyu/jdcqz6TQiPZyex6ji0NnrvusF71VPpjLmCJRxLpP8p/w2JGjFbZANRmsUXiSH9A8vNAN3YjmX+E7Y9aOwRm X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230031)(4636009)(346002)(39860400002)(376002)(396003)(136003)(230922051799003)(1800799009)(186009)(82310400011)(64100799003)(451199024)(40470700004)(46966006)(36840700001)(7696005)(6666004)(478600001)(83380400001)(30864003)(6286002)(47076005)(26005)(16526019)(2616005)(107886003)(1076003)(336012)(426003)(2906002)(5660300002)(54906003)(41300700001)(6916009)(70586007)(316002)(70206006)(8936002)(8676002)(4326008)(36860700001)(86362001)(36756003)(356005)(7636003)(82740400003)(40460700003)(40480700001)(55016003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Oct 2023 16:32:58.0096 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f3f46117-40fe-4fa4-2fde-08dbd89cb5f0 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BL02EPF0001A0FC.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ2PR12MB8925 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Itamar Gozlan Add a method to the HW steering API that allows querying the hash result for a given matcher and a set of items. This can be used to predict the location of the rule in the hash table. Signed-off-by: Itamar Gozlan --- drivers/common/mlx5/mlx5_prm.h | 8 +++- drivers/net/mlx5/hws/meson.build | 1 + drivers/net/mlx5/hws/mlx5dr.h | 26 +++++++++++ drivers/net/mlx5/hws/mlx5dr_cmd.c | 3 ++ drivers/net/mlx5/hws/mlx5dr_cmd.h | 3 +- drivers/net/mlx5/hws/mlx5dr_crc32.c | 61 ++++++++++++++++++++++++++ drivers/net/mlx5/hws/mlx5dr_crc32.h | 13 ++++++ drivers/net/mlx5/hws/mlx5dr_internal.h | 1 + drivers/net/mlx5/hws/mlx5dr_rule.c | 37 ++++++++++++++++ drivers/net/mlx5/hws/mlx5dr_rule.h | 1 + 10 files changed, 152 insertions(+), 2 deletions(-) create mode 100644 drivers/net/mlx5/hws/mlx5dr_crc32.c create mode 100644 drivers/net/mlx5/hws/mlx5dr_crc32.h diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index e13ca3cd22..19c6d0282b 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -2279,6 +2279,9 @@ enum { MLX5_GENERATE_WQE_TYPE_FLOW_UPDATE = 1 << 1, }; +enum { + MLX5_FLOW_TABLE_HASH_TYPE_CRC32, +}; /* * HCA Capabilities 2 */ @@ -2328,7 +2331,10 @@ struct mlx5_ifc_cmd_hca_cap_2_bits { u8 format_select_dw_gtpu_dw_2[0x8]; u8 format_select_dw_gtpu_first_ext_dw_0[0x8]; u8 generate_wqe_type[0x20]; - u8 reserved_at_2c0[0x540]; + u8 reserved_at_2c0[0x160]; + u8 reserved_at_420[0x1c]; + u8 flow_table_hash_type[0x4]; + u8 reserved_at_440[0x3c0]; }; struct mlx5_ifc_esw_cap_bits { diff --git a/drivers/net/mlx5/hws/meson.build b/drivers/net/mlx5/hws/meson.build index 38776d5163..bbcc628557 100644 --- a/drivers/net/mlx5/hws/meson.build +++ b/drivers/net/mlx5/hws/meson.build @@ -19,4 +19,5 @@ sources += files( 'mlx5dr_definer.c', 'mlx5dr_debug.c', 'mlx5dr_pat_arg.c', + 'mlx5dr_crc32.c', ) diff --git a/drivers/net/mlx5/hws/mlx5dr.h b/drivers/net/mlx5/hws/mlx5dr.h index 1995c55132..39d902e762 100644 --- a/drivers/net/mlx5/hws/mlx5dr.h +++ b/drivers/net/mlx5/hws/mlx5dr.h @@ -118,6 +118,11 @@ enum mlx5dr_matcher_distribute_mode { MLX5DR_MATCHER_DISTRIBUTE_BY_LINEAR = 0x1, }; +enum mlx5dr_rule_hash_calc_mode { + MLX5DR_RULE_HASH_CALC_MODE_RAW, + MLX5DR_RULE_HASH_CALC_MODE_IDX, +}; + struct mlx5dr_matcher_attr { /* Processing priority inside table */ uint32_t priority; @@ -430,6 +435,27 @@ int mlx5dr_rule_action_update(struct mlx5dr_rule *rule_handle, struct mlx5dr_rule_action rule_actions[], struct mlx5dr_rule_attr *attr); +/* Calculate hash for a given set of items, which indicates rule location in + * the hash table. + * + * @param[in] matcher + * The matcher of the created rule. + * @param[in] items + * Matching pattern item definition. + * @param[in] mt_idx + * Match template index that the match was created with. + * @param[in] mode + * Hash calculation mode + * @param[in, out] ret_hash + * Returned calculated hash result + * @return zero on success non zero otherwise. + */ +int mlx5dr_rule_hash_calculate(struct mlx5dr_matcher *matcher, + const struct rte_flow_item items[], + uint8_t mt_idx, + enum mlx5dr_rule_hash_calc_mode mode, + uint32_t *ret_hash); + /* Create direct rule drop action. * * @param[in] ctx diff --git a/drivers/net/mlx5/hws/mlx5dr_cmd.c b/drivers/net/mlx5/hws/mlx5dr_cmd.c index 781de40c02..c52cdd0767 100644 --- a/drivers/net/mlx5/hws/mlx5dr_cmd.c +++ b/drivers/net/mlx5/hws/mlx5dr_cmd.c @@ -1154,6 +1154,9 @@ int mlx5dr_cmd_query_caps(struct ibv_context *ctx, (res & MLX5_CROSS_VHCA_ALLOWED_OBJS_FT) && (res & MLX5_CROSS_VHCA_ALLOWED_OBJS_RTC); + caps->flow_table_hash_type = MLX5_GET(query_hca_cap_out, out, + capability.cmd_hca_cap_2.flow_table_hash_type); + MLX5_SET(query_hca_cap_in, in, op_mod, MLX5_GET_HCA_CAP_OP_MOD_NIC_FLOW_TABLE | MLX5_HCA_CAP_OPMOD_GET_CUR); diff --git a/drivers/net/mlx5/hws/mlx5dr_cmd.h b/drivers/net/mlx5/hws/mlx5dr_cmd.h index 28e5ea4726..03db62e2e2 100644 --- a/drivers/net/mlx5/hws/mlx5dr_cmd.h +++ b/drivers/net/mlx5/hws/mlx5dr_cmd.h @@ -217,10 +217,11 @@ struct mlx5dr_cmd_query_caps { uint8_t rtc_log_depth_max; uint8_t format_select_gtpu_dw_0; uint8_t format_select_gtpu_dw_1; + uint8_t flow_table_hash_type; uint8_t format_select_gtpu_dw_2; uint8_t format_select_gtpu_ext_dw_0; - uint32_t linear_match_definer; uint8_t access_index_mode; + uint32_t linear_match_definer; bool full_dw_jumbo_support; bool rtc_hash_split_table; bool rtc_linear_lookup_table; diff --git a/drivers/net/mlx5/hws/mlx5dr_crc32.c b/drivers/net/mlx5/hws/mlx5dr_crc32.c new file mode 100644 index 0000000000..9c454eda0c --- /dev/null +++ b/drivers/net/mlx5/hws/mlx5dr_crc32.c @@ -0,0 +1,61 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright (c) 2023 NVIDIA Corporation & Affiliates + */ + +#include "mlx5dr_internal.h" + +uint32_t dr_ste_crc_tab32[] = { + 0x0, 0x77073096, 0xee0e612c, 0x990951ba, 0x76dc419, 0x706af48f, + 0xe963a535, 0x9e6495a3, 0xedb8832, 0x79dcb8a4, 0xe0d5e91e, 0x97d2d988, + 0x9b64c2b, 0x7eb17cbd, 0xe7b82d07, 0x90bf1d91, 0x1db71064, 0x6ab020f2, + 0xf3b97148, 0x84be41de, 0x1adad47d, 0x6ddde4eb, 0xf4d4b551, 0x83d385c7, + 0x136c9856, 0x646ba8c0, 0xfd62f97a, 0x8a65c9ec, 0x14015c4f, 0x63066cd9, + 0xfa0f3d63, 0x8d080df5, 0x3b6e20c8, 0x4c69105e, 0xd56041e4, 0xa2677172, + 0x3c03e4d1, 0x4b04d447, 0xd20d85fd, 0xa50ab56b, 0x35b5a8fa, 0x42b2986c, + 0xdbbbc9d6, 0xacbcf940, 0x32d86ce3, 0x45df5c75, 0xdcd60dcf, 0xabd13d59, + 0x26d930ac, 0x51de003a, 0xc8d75180, 0xbfd06116, 0x21b4f4b5, 0x56b3c423, + 0xcfba9599, 0xb8bda50f, 0x2802b89e, 0x5f058808, 0xc60cd9b2, 0xb10be924, + 0x2f6f7c87, 0x58684c11, 0xc1611dab, 0xb6662d3d, 0x76dc4190, 0x1db7106, + 0x98d220bc, 0xefd5102a, 0x71b18589, 0x6b6b51f, 0x9fbfe4a5, 0xe8b8d433, + 0x7807c9a2, 0xf00f934, 0x9609a88e, 0xe10e9818, 0x7f6a0dbb, 0x86d3d2d, + 0x91646c97, 0xe6635c01, 0x6b6b51f4, 0x1c6c6162, 0x856530d8, 0xf262004e, + 0x6c0695ed, 0x1b01a57b, 0x8208f4c1, 0xf50fc457, 0x65b0d9c6, 0x12b7e950, + 0x8bbeb8ea, 0xfcb9887c, 0x62dd1ddf, 0x15da2d49, 0x8cd37cf3, 0xfbd44c65, + 0x4db26158, 0x3ab551ce, 0xa3bc0074, 0xd4bb30e2, 0x4adfa541, 0x3dd895d7, + 0xa4d1c46d, 0xd3d6f4fb, 0x4369e96a, 0x346ed9fc, 0xad678846, 0xda60b8d0, + 0x44042d73, 0x33031de5, 0xaa0a4c5f, 0xdd0d7cc9, 0x5005713c, 0x270241aa, + 0xbe0b1010, 0xc90c2086, 0x5768b525, 0x206f85b3, 0xb966d409, 0xce61e49f, + 0x5edef90e, 0x29d9c998, 0xb0d09822, 0xc7d7a8b4, 0x59b33d17, 0x2eb40d81, + 0xb7bd5c3b, 0xc0ba6cad, 0xedb88320, 0x9abfb3b6, 0x3b6e20c, 0x74b1d29a, + 0xead54739, 0x9dd277af, 0x4db2615, 0x73dc1683, 0xe3630b12, 0x94643b84, + 0xd6d6a3e, 0x7a6a5aa8, 0xe40ecf0b, 0x9309ff9d, 0xa00ae27, 0x7d079eb1, + 0xf00f9344, 0x8708a3d2, 0x1e01f268, 0x6906c2fe, 0xf762575d, 0x806567cb, + 0x196c3671, 0x6e6b06e7, 0xfed41b76, 0x89d32be0, 0x10da7a5a, 0x67dd4acc, + 0xf9b9df6f, 0x8ebeeff9, 0x17b7be43, 0x60b08ed5, 0xd6d6a3e8, 0xa1d1937e, + 0x38d8c2c4, 0x4fdff252, 0xd1bb67f1, 0xa6bc5767, 0x3fb506dd, 0x48b2364b, + 0xd80d2bda, 0xaf0a1b4c, 0x36034af6, 0x41047a60, 0xdf60efc3, 0xa867df55, + 0x316e8eef, 0x4669be79, 0xcb61b38c, 0xbc66831a, 0x256fd2a0, 0x5268e236, + 0xcc0c7795, 0xbb0b4703, 0x220216b9, 0x5505262f, 0xc5ba3bbe, 0xb2bd0b28, + 0x2bb45a92, 0x5cb36a04, 0xc2d7ffa7, 0xb5d0cf31, 0x2cd99e8b, 0x5bdeae1d, + 0x9b64c2b0, 0xec63f226, 0x756aa39c, 0x26d930a, 0x9c0906a9, 0xeb0e363f, + 0x72076785, 0x5005713, 0x95bf4a82, 0xe2b87a14, 0x7bb12bae, 0xcb61b38, + 0x92d28e9b, 0xe5d5be0d, 0x7cdcefb7, 0xbdbdf21, 0x86d3d2d4, 0xf1d4e242, + 0x68ddb3f8, 0x1fda836e, 0x81be16cd, 0xf6b9265b, 0x6fb077e1, 0x18b74777, + 0x88085ae6, 0xff0f6a70, 0x66063bca, 0x11010b5c, 0x8f659eff, 0xf862ae69, + 0x616bffd3, 0x166ccf45, 0xa00ae278, 0xd70dd2ee, 0x4e048354, 0x3903b3c2, + 0xa7672661, 0xd06016f7, 0x4969474d, 0x3e6e77db, 0xaed16a4a, 0xd9d65adc, + 0x40df0b66, 0x37d83bf0, 0xa9bcae53, 0xdebb9ec5, 0x47b2cf7f, 0x30b5ffe9, + 0xbdbdf21c, 0xcabac28a, 0x53b39330, 0x24b4a3a6, 0xbad03605, 0xcdd70693, + 0x54de5729, 0x23d967bf, 0xb3667a2e, 0xc4614ab8, 0x5d681b02, 0x2a6f2b94, + 0xb40bbe37, 0xc30c8ea1, 0x5a05df1b, 0x2d02ef8d +}; + +uint32_t mlx5dr_crc32_calc(uint8_t *p, size_t len) +{ + uint32_t crc = 0; + + while (len--) + crc = (crc >> 8) ^ dr_ste_crc_tab32[(crc ^ *p++) & 255]; + + return rte_be_to_cpu_32(crc); +} diff --git a/drivers/net/mlx5/hws/mlx5dr_crc32.h b/drivers/net/mlx5/hws/mlx5dr_crc32.h new file mode 100644 index 0000000000..9aab9e06ca --- /dev/null +++ b/drivers/net/mlx5/hws/mlx5dr_crc32.h @@ -0,0 +1,13 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright (c) 2023 NVIDIA Corporation & Affiliates + */ + +#ifndef MLX5DR_CRC32_C_ +#define MLX5DR_CRC32_C_ + +/* Ethernet AUTODIN II CRC32 (little-endian) + * CRC32_POLY 0xedb88320 + */ +uint32_t mlx5dr_crc32_calc(uint8_t *p, size_t len); + +#endif /* MLX5DR_CRC32_C_ */ diff --git a/drivers/net/mlx5/hws/mlx5dr_internal.h b/drivers/net/mlx5/hws/mlx5dr_internal.h index 3770d28e62..021d599a56 100644 --- a/drivers/net/mlx5/hws/mlx5dr_internal.h +++ b/drivers/net/mlx5/hws/mlx5dr_internal.h @@ -38,6 +38,7 @@ #include "mlx5dr_matcher.h" #include "mlx5dr_debug.h" #include "mlx5dr_pat_arg.h" +#include "mlx5dr_crc32.h" #define DW_SIZE 4 #define BITS_IN_BYTE 8 diff --git a/drivers/net/mlx5/hws/mlx5dr_rule.c b/drivers/net/mlx5/hws/mlx5dr_rule.c index 931c68b160..980a99b226 100644 --- a/drivers/net/mlx5/hws/mlx5dr_rule.c +++ b/drivers/net/mlx5/hws/mlx5dr_rule.c @@ -770,3 +770,40 @@ size_t mlx5dr_rule_get_handle_size(void) { return sizeof(struct mlx5dr_rule); } + +int mlx5dr_rule_hash_calculate(struct mlx5dr_matcher *matcher, + const struct rte_flow_item items[], + uint8_t mt_idx, + enum mlx5dr_rule_hash_calc_mode mode, + uint32_t *ret_hash) +{ + uint8_t tag[MLX5DR_STE_SZ] = {0}; + struct mlx5dr_match_template *mt; + + if (!matcher || !matcher->mt) { + rte_errno = EINVAL; + return -rte_errno; + } + + mt = &matcher->mt[mt_idx]; + + if (mlx5dr_matcher_req_fw_wqe(matcher) || + mlx5dr_table_is_root(matcher->tbl) || + matcher->tbl->ctx->caps->access_index_mode == MLX5DR_MATCHER_INSERT_BY_HASH || + matcher->tbl->ctx->caps->flow_table_hash_type != MLX5_FLOW_TABLE_HASH_TYPE_CRC32) { + rte_errno = ENOTSUP; + return -rte_errno; + } + + mlx5dr_definer_create_tag(items, mt->fc, mt->fc_sz, tag); + if (mlx5dr_matcher_mt_is_jumbo(mt)) + *ret_hash = mlx5dr_crc32_calc(tag, MLX5DR_JUMBO_TAG_SZ); + else + *ret_hash = mlx5dr_crc32_calc(tag + MLX5DR_ACTIONS_SZ, + MLX5DR_MATCH_TAG_SZ); + + if (mode == MLX5DR_RULE_HASH_CALC_MODE_IDX) + *ret_hash = *ret_hash & (BIT(matcher->attr.rule.num_log) - 1); + + return 0; +} diff --git a/drivers/net/mlx5/hws/mlx5dr_rule.h b/drivers/net/mlx5/hws/mlx5dr_rule.h index 886cf77992..f7d97eead5 100644 --- a/drivers/net/mlx5/hws/mlx5dr_rule.h +++ b/drivers/net/mlx5/hws/mlx5dr_rule.h @@ -10,6 +10,7 @@ enum { MLX5DR_ACTIONS_SZ = 12, MLX5DR_MATCH_TAG_SZ = 32, MLX5DR_JUMBO_TAG_SZ = 44, + MLX5DR_STE_SZ = 64, }; enum mlx5dr_rule_status {