From patchwork Mon Nov 1 08:51:38 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103310 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 24B5FA0C57; Mon, 1 Nov 2021 09:52:14 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 180A2410FE; Mon, 1 Nov 2021 09:52:11 +0100 (CET) Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2088.outbound.protection.outlook.com [40.107.22.88]) by mails.dpdk.org (Postfix) with ESMTP id 9C83A410FC for ; Mon, 1 Nov 2021 09:52:09 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Fxwch9GCBlt4EUnaMtS/MlqL6j9R0IM8PvU8m/+IhFXoi3/CJZzpiFkYjiUy3QOHPg705sbAQprMW6RuXV6G3sfIShbv14riVQUlzhQEv5s3MLiMpfty+++E7vGpI4kX0E3UgRzh1vWu+YIMGJvQT7dQU5rPeIrH+zo3B/8vvYYGAs49zjFK1if+hD5na/dCw3bCk1b6PvGi/zsg/hJ+VJsvd4QR+DYT3nSpihsC63L6/xniKEEWDDzj/6XNkhafT9hwmvLxqi79lSDXSDVu1fEYaqv/cI8thUI2uq7BwEqNf0l0qCB0NbTf2xUzLbgO8c9Na5OC/pDiD8UHKxx0EQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=zs5AMYp1TlYxhX9zdDOWPGto797wdPjDWR/mLoxtEUg=; b=YfUTUpr0CeLsjT+VoHtsPybtcXLaL4cxlghS3rFLMekDJDdMXZ9hpOqgqaD+bUTin+gUE6LN0iG8CwgT2L/1dUjLYdfV+aBcN9f912qOexdsLzp3/pZHAUW3QRz64KnY2p5EiN54C7v8d9MdeHqq4fm/RSihBdj539r6fYPzmREI+CuvxEUW5LY8vhMoQ+DV2NWgWM0/wO14PCdvrhqHOnvTvAj+Q0s3JtI3RItDlSEGvlRZahCtmfjT3m9TKOAmIGOFzUIEZ41uSVhHGN1GMfNoZL4RUMGoXY5NWGU2BGCZAByEm04ryH49Q8D1nnzklV1jrC52FNWD76dsPqp1tQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=zs5AMYp1TlYxhX9zdDOWPGto797wdPjDWR/mLoxtEUg=; b=mn1mV7FrKKDOHqHewmjpeifHaBQgpG61xvf6/MsXpyYO8E/YXSWstNMnm498U77H8NlEIvRNXm1QFaeYfoQvtOiYBpoPwnGkQ41zWo7y73n8Rz2Q0rPZLp0wtHPsmc7MfYTgZMHpjN5BOrpNeWE47k1KHPt1irvOxgfj9ro+qN8= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR0402MB3614.eurprd04.prod.outlook.com (2603:10a6:803:b::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.18; Mon, 1 Nov 2021 08:52:08 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4649.019; Mon, 1 Nov 2021 08:52:08 +0000 From: Gagandeep Singh To: thomas@monjalon.net, dev@dpdk.org Cc: nipun.gupta@nxp.com, Gagandeep Singh Date: Mon, 1 Nov 2021 14:21:38 +0530 Message-Id: <20211101085143.2472241-2-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211101085143.2472241-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> <20211101085143.2472241-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15 via Frontend Transport; Mon, 1 Nov 2021 08:52:06 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 4a7b06f6-53ec-49fc-1052-08d99d14e30f X-MS-TrafficTypeDiagnostic: VI1PR0402MB3614: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:7219; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: lVbrSAgnJpcMpXoAhD+XAPMn7qOpHZUV8jQFHhm92PGuX0XsOGybHH2iauo2lBY+DfRVjBlhpPq2m4nBBQ2cXZYMf7iVh0nLB2u0Mtk73pabgapShglL4H+kV3MD6pKCqvIt10oh/Nx8lx36jXdYNIx4HCLVJisRbVX9ijPGG89uADw77pgLPG6cpbYS7S0R/Yd8IX6LyDoiqe7ebmJiQFUjRlZsZ9kjNY4SC2eyHbtn1dNxYpHsUT+DPyoRPlAI+7jetojUd1p6DyhrWoBRq1TdGXABvFTU+Q4NueWJ57V+4LfcTjMmI8jIYpqFP2P+amEP/BKagJJQdFdNpJuwxU9DJqsBRmZmjr6wQDGIyzHP5t9fuETHcvpzW/UTmrE8USBGxg/TEJuXmwynXSBCCMyTkdtOyVEnm8w3qBFz9pGpY9e0/lkE6aud/gvzlI7HYwEmzwosY9T0ZBMT8+9lAqeITSijR51XVZp0Cha2pijbA8mYetuBWRwDg8wJjSohV8Ca0vxBc/bZzkQGsVP6PAsgG+k0K1eAmbJupi1UNTVQRVrV5uIO1JlX97p8xASI4X4FjlqZ2I5d5zzsGuw+yHi+BOYfP6/V/HHQw9TRDF6WP9VY+zUuqDKjFE48xJCsTKI2mCrlFNM+nJ75eIIN2GiVD0FiFUvRu6r0D+Oq6l51L2pI9eJzb7bbnVpVsZXOh1XGGLVzMKh2smyV2B18GVv8QaSLGpMDIge83a+vnxM= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(508600001)(4326008)(316002)(6486002)(66946007)(55236004)(2906002)(52116002)(7696005)(66476007)(66556008)(5660300002)(956004)(1076003)(38350700002)(38100700002)(86362001)(2616005)(36756003)(8676002)(26005)(8936002)(186003)(6666004)(1006002)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: EA9SygeJxHGl6Gi0IpcFaI0d/oyDz03ww23k7wi9mbWq4geUziZjp79b36BTvZJXQDyvxtpb51oAotuoFXGkGrSZgeULtfhOGChDlJHXy4NWq3q8I1+5ICQL7KAfT1ne6Wa2Qsa/cwasDqO/VSlJKhIp6sStWi5D15KwO2nECyhjmkZg7ZgUqpV3QLEhbSYn/a+wG8xDiOM8XYMp09Zp45l+XvcbmIaBQb8Wj51C+2LwTB40HioA1D7FnoH57KKHCK7fCPM7/q4iVSJhyvuWNVL9CANdwb1aVG2qamRfKBcwBfG5VDCJR5jjPdKH+zoqoqMolckljyeOfw7KofpaRDs0VuqCgRFWTJWUMzgdi//LohJrqR85uIM1m/YYQf+2dppRvZGJ5SSwYkgWEhSJzEq480Aho/dNxwnCwwDOhM2hNHt9QvgLecHzJwzMSx9nYPYamGXO2Pcn2IlVO5F/iWfi+1wARV2JZpwqPThDf64ZzNQIovxVu7mtcK4VP5PC7md7JHlUtIliiCxpUBgV1eo8dn7oNbpS2IuVhN52g2s9uiuj8rxZZaF19ATldyiHR19LJm/ah9DSQsgcqC9IZ8XUECwQR0iCZP9x4DSMiansdgebZmP9TNEtzMopHKYLQGnm/yoABUdAC32foKeb6QJv9DSxmLXaJRqOG4DIbn0xVpbSkyxHmmkV8HYw5wOMW70JmCs2obRlPMcllajmNVOAJDsF57fwgFcArsNNvuk3jLFAbECTCKiJUbRt20GZT6fiFek1+EXkgeNJP5S/HtL+3oEfwfPo9KDGdnPdWe3T9CAxsU2w1HcbYVz9u/X9ukxbwCrHS4WZBt4WtXQ837f9YbbM8nlje+Xru2Tf1e5glRwtEJC7Xtb6cj7kfqCfeTtPkidrI8sHOJk0f/NTT3VGGgy0qFqmWNKyEC/6Gcy3Ex3N2mHIUHFFIRgD3ViYbAe1Yk+zs0Yi3y42XCBv8jO1AUxXqmrVfwBesv+R4IhD16I6Vhu+5S0t8wyBu6km5bh9TP6nPu0/ao3LBwoTxPU/0bo5B0OyUQj5lp+DbR6wUXs8Ww36+EvPQjj+MkCXOpEw5WSXJmXaVx+8gcSHWs80o+4mlAP1y/dS1WfR56W9v2A4GtG4CSmKIHJ6BlLD1CCAcA0tkGqEDJeJHvtRLwrEE70AIyKMUVO7nbCT6MLstVG8hUilUgVeP46VQSwY3lpNlcqVjgnaNaTsLo9hHVOxBfFsNbsxVuY7yTyFJe2CbVAbyX0URoGcY3Ud6PfAocXg6+LH6WKL+3sQ22ob639jCRc2nYz5H0SlQVIKSeAFhg4+u3hXdSuDrZRyPp2UsCjqMYW7NYlvvDoZTVThEebRZlOG/2qFGI7Ya/e70BbyBznrWBNDMdF3HcePth9SyrAX0SCUFKdfJIFtOtJiOxvc7jETl+Boasdl+LPVInF7NwRSKkOQ9IJoZ6NBZQpiINPOn02Sfz72bB3y2txtJcts7izSvsQ9UFBwUxCz8nZ+R7IHZdCdSX31rlK1TethxgeUxXh1ZVhGnqnNkPZhmOf4FjPQDFwfunnbiPgG+e8= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4a7b06f6-53ec-49fc-1052-08d99d14e30f X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Nov 2021 08:52:08.7522 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: XjloYuoQOQehL9NGhQAzuyt0HABU6+5h2lwUIqi7cY02KEeOOanOFtzr1cNIx1/Q X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR0402MB3614 Subject: [dpdk-dev] [PATCH v2 1/6] dma/dpaa: introduce DPAA DMA driver X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" The DPAA DMA driver is an implementation of the dmadev APIs, that provide means to initiate a DMA transaction from CPU. The initiated DMA is performed without CPU being involved in the actual DMA transaction. This is achieved via using the QDMA controller of DPAA SoC. Signed-off-by: Gagandeep Singh --- MAINTAINERS | 10 +++++++++ doc/guides/rel_notes/release_21_11.rst | 3 +++ drivers/bus/dpaa/dpaa_bus.c | 22 ++++++++++++++++++++ drivers/bus/dpaa/rte_dpaa_bus.h | 5 +++++ drivers/common/dpaax/dpaa_list.h | 2 ++ drivers/dma/dpaa/dpaa_qdma.c | 28 ++++++++++++++++++++++++++ drivers/dma/dpaa/meson.build | 14 +++++++++++++ drivers/dma/dpaa/version.map | 4 ++++ drivers/dma/meson.build | 1 + 9 files changed, 89 insertions(+) create mode 100644 drivers/dma/dpaa/dpaa_qdma.c create mode 100644 drivers/dma/dpaa/meson.build create mode 100644 drivers/dma/dpaa/version.map diff --git a/MAINTAINERS b/MAINTAINERS index 0e5951f8f1..76b9fb8e6c 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1353,6 +1353,16 @@ F: drivers/raw/dpaa2_qdma/ F: doc/guides/rawdevs/dpaa2_qdma.rst + +Dmadev Drivers +-------------- + +NXP DPAA DMA +M: Gagandeep Singh +M: Nipun Gupta +F: drivers/dma/dpaa/ + + Packet processing ----------------- diff --git a/doc/guides/rel_notes/release_21_11.rst b/doc/guides/rel_notes/release_21_11.rst index 502cc5ceb2..8080ada721 100644 --- a/doc/guides/rel_notes/release_21_11.rst +++ b/doc/guides/rel_notes/release_21_11.rst @@ -20,6 +20,9 @@ DPDK Release 21.11 ninja -C build doc xdg-open build/doc/guides/html/rel_notes/release_21_11.html +* **Added NXP DPAA DMA driver.** + + * Added a new dmadev driver for NXP DPAA platform. New Features ------------ diff --git a/drivers/bus/dpaa/dpaa_bus.c b/drivers/bus/dpaa/dpaa_bus.c index 9a53fdc1fb..737ac8d8c5 100644 --- a/drivers/bus/dpaa/dpaa_bus.c +++ b/drivers/bus/dpaa/dpaa_bus.c @@ -250,6 +250,28 @@ dpaa_create_device_list(void) rte_dpaa_bus.device_count += i; + /* Creating QDMA Device */ + for (i = 0; i < RTE_DPAA_QDMA_DEVICES; i++) { + dev = calloc(1, sizeof(struct rte_dpaa_device)); + if (!dev) { + DPAA_BUS_LOG(ERR, "Failed to allocate QDMA device"); + ret = -1; + goto cleanup; + } + + dev->device_type = FSL_DPAA_QDMA; + dev->id.dev_id = rte_dpaa_bus.device_count + i; + + memset(dev->name, 0, RTE_ETH_NAME_MAX_LEN); + sprintf(dev->name, "dpaa_qdma-%d", i+1); + DPAA_BUS_LOG(INFO, "%s qdma device added", dev->name); + dev->device.name = dev->name; + dev->device.devargs = dpaa_devargs_lookup(dev); + + dpaa_add_to_device_list(dev); + } + rte_dpaa_bus.device_count += i; + return 0; cleanup: diff --git a/drivers/bus/dpaa/rte_dpaa_bus.h b/drivers/bus/dpaa/rte_dpaa_bus.h index 97d189f9b0..31a5ea3fca 100644 --- a/drivers/bus/dpaa/rte_dpaa_bus.h +++ b/drivers/bus/dpaa/rte_dpaa_bus.h @@ -58,6 +58,9 @@ dpaa_seqn(struct rte_mbuf *mbuf) /** Device driver supports link state interrupt */ #define RTE_DPAA_DRV_INTR_LSC 0x0008 +/** Number of supported QDMA devices */ +#define RTE_DPAA_QDMA_DEVICES 1 + #define RTE_DEV_TO_DPAA_CONST(ptr) \ container_of(ptr, const struct rte_dpaa_device, device) @@ -73,6 +76,7 @@ TAILQ_HEAD(rte_dpaa_driver_list, rte_dpaa_driver); enum rte_dpaa_type { FSL_DPAA_ETH = 1, FSL_DPAA_CRYPTO, + FSL_DPAA_QDMA }; struct rte_dpaa_bus { @@ -95,6 +99,7 @@ struct rte_dpaa_device { union { struct rte_eth_dev *eth_dev; struct rte_cryptodev *crypto_dev; + struct rte_dma_dev *dmadev; }; struct rte_dpaa_driver *driver; struct dpaa_device_id id; diff --git a/drivers/common/dpaax/dpaa_list.h b/drivers/common/dpaax/dpaa_list.h index e94575982b..319a3562ab 100644 --- a/drivers/common/dpaax/dpaa_list.h +++ b/drivers/common/dpaax/dpaa_list.h @@ -35,6 +35,8 @@ do { \ const struct list_head *__p298 = (p); \ ((__p298->next == __p298) && (__p298->prev == __p298)); \ }) +#define list_first_entry(ptr, type, member) \ + list_entry((ptr)->next, type, member) #define list_add(p, l) \ do { \ struct list_head *__p298 = (p); \ diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c new file mode 100644 index 0000000000..2ef3ee0c35 --- /dev/null +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -0,0 +1,28 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright 2021 NXP + */ + +#include + +static int +dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, + __rte_unused struct rte_dpaa_device *dpaa_dev) +{ + return 0; +} + +static int +dpaa_qdma_remove(__rte_unused struct rte_dpaa_device *dpaa_dev) +{ + return 0; +} + +static struct rte_dpaa_driver rte_dpaa_qdma_pmd; + +static struct rte_dpaa_driver rte_dpaa_qdma_pmd = { + .drv_type = FSL_DPAA_QDMA, + .probe = dpaa_qdma_probe, + .remove = dpaa_qdma_remove, +}; + +RTE_PMD_REGISTER_DPAA(dpaa_qdma, rte_dpaa_qdma_pmd); diff --git a/drivers/dma/dpaa/meson.build b/drivers/dma/dpaa/meson.build new file mode 100644 index 0000000000..9ab0862ede --- /dev/null +++ b/drivers/dma/dpaa/meson.build @@ -0,0 +1,14 @@ +# SPDX-License-Identifier: BSD-3-Clause +# Copyright 2021 NXP + +if not is_linux + build = false + reason = 'only supported on linux' +endif + +deps += ['dmadev', 'bus_dpaa'] +sources = files('dpaa_qdma.c') + +if cc.has_argument('-Wno-pointer-arith') + cflags += '-Wno-pointer-arith' +endif diff --git a/drivers/dma/dpaa/version.map b/drivers/dma/dpaa/version.map new file mode 100644 index 0000000000..7bab7bea48 --- /dev/null +++ b/drivers/dma/dpaa/version.map @@ -0,0 +1,4 @@ +DPDK_22 { + + local: *; +}; diff --git a/drivers/dma/meson.build b/drivers/dma/meson.build index a69418ce9b..ab2733f7f6 100644 --- a/drivers/dma/meson.build +++ b/drivers/dma/meson.build @@ -5,5 +5,6 @@ drivers = [ 'idxd', 'ioat', 'skeleton', + 'dpaa', ] std_deps = ['dmadev'] From patchwork Mon Nov 1 08:51:39 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103311 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 70E5DA0C57; Mon, 1 Nov 2021 09:52:22 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 852484111C; Mon, 1 Nov 2021 09:52:13 +0100 (CET) Received: from EUR02-VE1-obe.outbound.protection.outlook.com (mail-eopbgr20067.outbound.protection.outlook.com [40.107.2.67]) by mails.dpdk.org (Postfix) with ESMTP id 57C664111C for ; Mon, 1 Nov 2021 09:52:12 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=i6wkrd+EmChgVCw5lEeQxZN9qRaSxbUQM7BnWe4QFp8p8q8BFR/unJMfR08JqM4Oj+uDpJ9CLu9H5pxF/ihcCE89vfsUhzFlGoDm450UMZ3P3VLV2XVI0eqKmRuzfPaewSK9Iqhz8nqETeCtK5e47OpkHqpPbZTe9hdxuN7/PZwHCV7fmKIqFCVzdZXlhTAgEXSSIJpDjp5ruWKngqoCiLljxE8TXC5GWfCry5fLDR25KofdQccssQfty3t6It4h3P5W7NUYjUgGBWQI7uwSEpY61z2Y+qNosT9zsgfCR1yBuJdJ6voOCcb+ctqHQCnEqdJdqnTCQR9ha9P800LXQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=URNUnyaz4zl8h1QXmGz76jWl7I+Eo+BEkaAVYttgrF0=; b=BiAvTHZA57SQFW0N0IitUErLplOCOCJO7F9DR7clEcKryp8YlyL6YzW9XuilPXFlb5XhOzPZegb83Er2ZJwG2Egbalq1G6iWrDLrB4QBHgWRHpok408SsM01kxadRGVd54R2glWmGi5qvEjVrQXIdhTfHY4zjcIxHM++jYlZHO0OGQLH12Ye6n7vpj6s3QByyBGH5o1I2d7l9DoIPfYRn9v2qRVFzBzcOoo9ttqBguKjncr4dn3+ZFvQu5pbCw2AGxAwmq1XxxiIUhs7bcklfcVhNNJqysyxTpqpUQyR4MPfwj/CcZtwKDGOe6nc/I1icR93z7MRu54uSR6gthUyeA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=URNUnyaz4zl8h1QXmGz76jWl7I+Eo+BEkaAVYttgrF0=; b=lJTE1PbARkcVpDAXVbU7hYdhkM1O0aOKPEWL7GwujpLa1ttKnb/rcBH/LsxNGvp/2cCZRED315IGm73QY6klKgmmuUoCraBdTNmyqMHKuEQ+U/Gv/BsxYFP2Y2PiqoV035fGhbFwUYYRSCmtRrZrMaz+MQhQm2bYMh/6/JiQXe8= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR04MB5086.eurprd04.prod.outlook.com (2603:10a6:803:62::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15; Mon, 1 Nov 2021 08:52:10 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4649.019; Mon, 1 Nov 2021 08:52:10 +0000 From: Gagandeep Singh To: thomas@monjalon.net, dev@dpdk.org Cc: nipun.gupta@nxp.com, Gagandeep Singh Date: Mon, 1 Nov 2021 14:21:39 +0530 Message-Id: <20211101085143.2472241-3-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211101085143.2472241-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> <20211101085143.2472241-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15 via Frontend Transport; Mon, 1 Nov 2021 08:52:09 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 66a9d069-8b4e-4a73-31fd-08d99d14e446 X-MS-TrafficTypeDiagnostic: VI1PR04MB5086: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:538; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: kB4cF5gJmpkOImi3i/PD9hVxM8h4rD8kzqyKLefcC/mxy82sXEk8jUL7mlEX3HFmEcL+/bLLIkAbNK4y3lUjkDaTJUvu0AqxZynDiMHkrjGaaeZM80OErVqXlqo/mwy0+iC0kBY5mlRUNxltqREwhlcv3szMYdJWg6E0LsehY0zHFv6PUutIGITSwI24dg6M11gN1VHeW6TfjvscJsGCsEQ6op9zbFMmOgXPzFOYqIoVNYpJjhgrmokqL4JC3UdrdhfAKC8JWlQsY0Gx3+EiH5KWYcwtcI9w+xTiwglVUnEXyQ2PFe4xUvYaXpBNd2OREq8rV4e3CHaoA4XfpeaDegY5fdv1nd3ZzGi1feku7L6QgolAD3IglhSC0fbGsX73Zl4fW3P4yjunh4W84lVzUGim5bbTGEvebxBbWz999plbByopBs6Y6ugPwoLDEM6UUzTVGKqwBiiXw3vqez/c1XMLg3LBVTi0g3fym2uIiXQ8hjKJRODJ6wZakdqnVvGkjxmV6IAwDPRQ4QJNE9BeVtau0sL8611NxqX5fvR5Zm3gEP55Ey+VLfYUPwchf6fXMaFsA5tnYRuVRlU3J9f+W0QRLUbvecdOBMNihx53t9oED72WzBC8ECEg4sPCuJT4xkvp8fDLVDwy/aO0ZaCjlI2tsGpW/eOiK5VjwPLfmnRbNV9cOubHThNR1/FzCosVO91V35ECxmilD4BD/AvWcR2LvdYxaqxRux40H6cG/uY= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(38350700002)(38100700002)(55236004)(6486002)(6666004)(186003)(1006002)(30864003)(4326008)(5660300002)(316002)(956004)(2616005)(86362001)(66556008)(7696005)(66476007)(26005)(36756003)(52116002)(8936002)(2906002)(66946007)(8676002)(83380400001)(508600001)(1076003)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: tm+A4fPoUgYYo2YxtfcnBsLRDE5WCrWe6mUKf3WxBmwUzg0YykIimsIfUvduq5VEcYi6/fON4fWuLfd6MtlwAVdONPFSS1pmBRSMRY4DDrkH7HEYJczdhm4gdxSD8zkjoXnaE0Gj048yge5qL3X1BpH4Gs6VXeF0VtTKdMQoDjnSd1zXwviAzJddz9zMCN0D94+oWYxD0+LG3+CgEONw08s/5WNLf+z4go4O6gTvLZIAHK/4e7phujo8ZQseXnJG6PsM2N1jfLnEdGWfyw61YhSlULVvckLo309mzMRVOzuIjZswx+hR5MVBLRunMwiKHlFhWVxO+5vQOOvq2i4OTM+jagtpANyyvkAcQers77m0dRCRH/En1gyhu0Cb6THfZtGZxi6tk0OMykL0wPdZmZc4qYWvnxQ+T7f//05wz+xFZyOF0SxQWTBJkGsi4J08HlorcbUsoNOmDXJ7uVrTdMRIm7+18Hu8WjgyZ/xvURYDy36JkWe+rY51Eu+VScFt0kRjspVPFCPQJ9yWqXCT8KvPOk9jkFfpiPpgQicN5P5so6CUxQ/fWhzveU3Jtbhp0/bRu8NGj38vQMGXAIxyQqRrNkZxnDaviZC7MR0EtbkYGMuaXrPTP8EaiDsuPpA5N7/TGWcEH7YPUARCtg+J8E7KfHgdHJ27QHdeCuhJw+HeU6dCfhE081YO//etELW8iPxGLdO9R1FPaFm22WdD6cD61ZNobLBsJwNNjNs7U+QAheOPWrHgA9lb8lHIcgcZaaz3GYlrhJUvkmhNm+sfWR9HPiv55/hajlwbnWrGrYcFai/uGxIJjoF9dPrGJ5Q3IpIxB35bDGOmL6SC/FuM4Dl10QFPeRvwzbAUMNpX7xQlSuX2YJxQZzYdO6goWwAV/gXLFiLqLTCfQ2RKA7UmIfDBDHtDDHmapEOcbd7ICVz9UvPKmCCVPK2VXlo/6KW/tGE0DZWGnYn4dgA98+Oo5/fy4S61fFhZhAZK62rUKnlXpkRH4P+SeqH/c0KmjjFW4roqCMi/9tQai89S5ezjD8rWfo/+MCJLEyWzvL786KtLoAePGwe596MijJDkKiHA2FLxdy5WVD/Lozcdi74dQKz0pr+Nk2R6+5XBx8H8vha+RpnVFpu2Ww4ktMNHgEkM8XMzuMxm9dcZFayg8THwvP3kJAtqvjCrVENjCNsNg+z+yjZ8zsiy0z9mhy+ydbUICzp2ll0da8ffbHQm+yWEJ4H7qBbkWQGV3gKf8wCzq+uP191cjle42Ff8C+NJMBVRydv8W93xR1enV3BQduyl5wYXdbNqgZFTwDKUE8LWSP8hw1lcUyLBU/nMKsYuNV1eXehcSs7wnzOeMEvYVfcbRkt/c/RRIEvtdBLNBYTbGP+7nb8MJ/BPvPy0ew+ekNmwlBozVFQAzhEmZ9wo8tiZmXyio3pV3CvH9hEwCkOYhJUc3fcNZEv5pFAkK4L0TzhRUSluNrkxkUWnjIMosnib+x98PREAa6JkqLZ+6B0cVVXJhrXiX3+U9/xFK4WRgYTrUMDL6oY2jPM8kXzdT/8KT9tJJAlgbR9Xn/8LNTVjF8s= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 66a9d069-8b4e-4a73-31fd-08d99d14e446 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Nov 2021 08:52:10.8031 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: bSk03J5hldL4GZey5AAcX8I88P9XyGxwvECh7wIolUeTafr2NWGenNHFpf5ulSz5 X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB5086 Subject: [dpdk-dev] [PATCH v2 2/6] dma/dpaa: add device probe and remove functionality X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch add device initialisation functionality. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 434 ++++++++++++++++++++++++++++++++++- drivers/dma/dpaa/dpaa_qdma.h | 247 ++++++++++++++++++++ 2 files changed, 679 insertions(+), 2 deletions(-) create mode 100644 drivers/dma/dpaa/dpaa_qdma.h diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index 2ef3ee0c35..3ad23513e9 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -3,17 +3,447 @@ */ #include +#include + +#include "dpaa_qdma.h" + +static inline int ilog2(int x) +{ + int log = 0; + + x >>= 1; + + while (x) { + log++; + x >>= 1; + } + return log; +} + +static u32 qdma_readl(void *addr) +{ + return QDMA_IN(addr); +} + +static void qdma_writel(u32 val, void *addr) +{ + QDMA_OUT(addr, val); +} + +static void *dma_pool_alloc(int size, int aligned, dma_addr_t *phy_addr) +{ + void *virt_addr; + + virt_addr = rte_malloc("dma pool alloc", size, aligned); + if (!virt_addr) + return NULL; + + *phy_addr = rte_mem_virt2iova(virt_addr); + + return virt_addr; +} + +static void dma_pool_free(void *addr) +{ + rte_free(addr); +} + +static void fsl_qdma_free_chan_resources(struct fsl_qdma_chan *fsl_chan) +{ + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + struct fsl_qdma_engine *fsl_qdma = fsl_chan->qdma; + struct fsl_qdma_comp *comp_temp, *_comp_temp; + int id; + + if (--fsl_queue->count) + goto finally; + + id = (fsl_qdma->block_base - fsl_queue->block_base) / + fsl_qdma->block_offset; + + while (rte_atomic32_read(&wait_task[id]) == 1) + rte_delay_us(QDMA_DELAY); + + list_for_each_entry_safe(comp_temp, _comp_temp, + &fsl_queue->comp_used, list) { + list_del(&comp_temp->list); + dma_pool_free(comp_temp->virt_addr); + dma_pool_free(comp_temp->desc_virt_addr); + rte_free(comp_temp); + } + + list_for_each_entry_safe(comp_temp, _comp_temp, + &fsl_queue->comp_free, list) { + list_del(&comp_temp->list); + dma_pool_free(comp_temp->virt_addr); + dma_pool_free(comp_temp->desc_virt_addr); + rte_free(comp_temp); + } + +finally: + fsl_qdma->desc_allocated--; +} +static struct fsl_qdma_queue +*fsl_qdma_alloc_queue_resources(struct fsl_qdma_engine *fsl_qdma) +{ + struct fsl_qdma_queue *queue_head, *queue_temp; + int len, i, j; + int queue_num; + int blocks; + unsigned int queue_size[FSL_QDMA_QUEUE_MAX]; + + queue_num = fsl_qdma->n_queues; + blocks = fsl_qdma->num_blocks; + + len = sizeof(*queue_head) * queue_num * blocks; + queue_head = rte_zmalloc("qdma: queue head", len, 0); + if (!queue_head) + return NULL; + + for (i = 0; i < FSL_QDMA_QUEUE_MAX; i++) + queue_size[i] = QDMA_QUEUE_SIZE; + + for (j = 0; j < blocks; j++) { + for (i = 0; i < queue_num; i++) { + if (queue_size[i] > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || + queue_size[i] < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + return NULL; + } + queue_temp = queue_head + i + (j * queue_num); + + queue_temp->cq = + dma_pool_alloc(sizeof(struct fsl_qdma_format) * + queue_size[i], + sizeof(struct fsl_qdma_format) * + queue_size[i], &queue_temp->bus_addr); + + memset(queue_temp->cq, 0x0, queue_size[i] * + sizeof(struct fsl_qdma_format)); + + if (!queue_temp->cq) + return NULL; + + queue_temp->block_base = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + queue_temp->n_cq = queue_size[i]; + queue_temp->id = i; + queue_temp->count = 0; + queue_temp->virt_head = queue_temp->cq; + + } + } + return queue_head; +} + +static struct fsl_qdma_queue *fsl_qdma_prep_status_queue(void) +{ + struct fsl_qdma_queue *status_head; + unsigned int status_size; + + status_size = QDMA_STATUS_SIZE; + if (status_size > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || + status_size < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + return NULL; + } + + status_head = rte_zmalloc("qdma: status head", sizeof(*status_head), 0); + if (!status_head) + return NULL; + + /* + * Buffer for queue command + */ + status_head->cq = dma_pool_alloc(sizeof(struct fsl_qdma_format) * + status_size, + sizeof(struct fsl_qdma_format) * + status_size, + &status_head->bus_addr); + + memset(status_head->cq, 0x0, status_size * + sizeof(struct fsl_qdma_format)); + if (!status_head->cq) + return NULL; + + status_head->n_cq = status_size; + status_head->virt_head = status_head->cq; + + return status_head; +} + +static int fsl_qdma_halt(struct fsl_qdma_engine *fsl_qdma) +{ + void *ctrl = fsl_qdma->ctrl_base; + void *block; + int i, count = RETRIES; + unsigned int j; + u32 reg; + + /* Disable the command queue and wait for idle state. */ + reg = qdma_readl(ctrl + FSL_QDMA_DMR); + reg |= FSL_QDMA_DMR_DQD; + qdma_writel(reg, ctrl + FSL_QDMA_DMR); + for (j = 0; j < fsl_qdma->num_blocks; j++) { + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + for (i = 0; i < FSL_QDMA_QUEUE_NUM_MAX; i++) + qdma_writel(0, block + FSL_QDMA_BCQMR(i)); + } + while (true) { + reg = qdma_readl(ctrl + FSL_QDMA_DSR); + if (!(reg & FSL_QDMA_DSR_DB)) + break; + if (count-- < 0) + return -EBUSY; + rte_delay_us(100); + } + + for (j = 0; j < fsl_qdma->num_blocks; j++) { + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + + /* Disable status queue. */ + qdma_writel(0, block + FSL_QDMA_BSQMR); + + /* + * clear the command queue interrupt detect register for + * all queues. + */ + qdma_writel(0xffffffff, block + FSL_QDMA_BCQIDR(0)); + } + + return 0; +} + +static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) +{ + struct fsl_qdma_queue *fsl_queue = fsl_qdma->queue; + struct fsl_qdma_queue *temp; + void *ctrl = fsl_qdma->ctrl_base; + void *block; + u32 i, j; + u32 reg; + int ret, val; + + /* Try to halt the qDMA engine first. */ + ret = fsl_qdma_halt(fsl_qdma); + if (ret) { + return ret; + } + + for (j = 0; j < fsl_qdma->num_blocks; j++) { + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + for (i = 0; i < fsl_qdma->n_queues; i++) { + temp = fsl_queue + i + (j * fsl_qdma->n_queues); + /* + * Initialize Command Queue registers to + * point to the first + * command descriptor in memory. + * Dequeue Pointer Address Registers + * Enqueue Pointer Address Registers + */ + + qdma_writel(lower_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQDPA_SADDR(i)); + qdma_writel(upper_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQEDPA_SADDR(i)); + qdma_writel(lower_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQEPA_SADDR(i)); + qdma_writel(upper_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQEEPA_SADDR(i)); + + /* Initialize the queue mode. */ + reg = FSL_QDMA_BCQMR_EN; + reg |= FSL_QDMA_BCQMR_CD_THLD(ilog2(temp->n_cq) - 4); + reg |= FSL_QDMA_BCQMR_CQ_SIZE(ilog2(temp->n_cq) - 6); + qdma_writel(reg, block + FSL_QDMA_BCQMR(i)); + } + + /* + * Workaround for erratum: ERR010812. + * We must enable XOFF to avoid the enqueue rejection occurs. + * Setting SQCCMR ENTER_WM to 0x20. + */ + + qdma_writel(FSL_QDMA_SQCCMR_ENTER_WM, + block + FSL_QDMA_SQCCMR); + + /* + * Initialize status queue registers to point to the first + * command descriptor in memory. + * Dequeue Pointer Address Registers + * Enqueue Pointer Address Registers + */ + + qdma_writel( + upper_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQEEPAR); + qdma_writel( + lower_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQEPAR); + qdma_writel( + upper_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQEDPAR); + qdma_writel( + lower_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQDPAR); + /* Desiable status queue interrupt. */ + + qdma_writel(0x0, block + FSL_QDMA_BCQIER(0)); + qdma_writel(0x0, block + FSL_QDMA_BSQICR); + qdma_writel(0x0, block + FSL_QDMA_CQIER); + + /* Initialize the status queue mode. */ + reg = FSL_QDMA_BSQMR_EN; + val = ilog2(fsl_qdma->status[j]->n_cq) - 6; + reg |= FSL_QDMA_BSQMR_CQ_SIZE(val); + qdma_writel(reg, block + FSL_QDMA_BSQMR); + } + + reg = qdma_readl(ctrl + FSL_QDMA_DMR); + reg &= ~FSL_QDMA_DMR_DQD; + qdma_writel(reg, ctrl + FSL_QDMA_DMR); + + return 0; +} + +static void +dma_release(void *fsl_chan) +{ + ((struct fsl_qdma_chan *)fsl_chan)->free = true; + fsl_qdma_free_chan_resources((struct fsl_qdma_chan *)fsl_chan); +} + +static int +dpaa_qdma_init(struct rte_dma_dev *dmadev) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->data->dev_private; + struct fsl_qdma_chan *fsl_chan; + uint64_t phys_addr; + unsigned int len; + int ccsr_qdma_fd; + int regs_size; + int ret; + u32 i; + + fsl_qdma->desc_allocated = 0; + fsl_qdma->n_chans = VIRT_CHANNELS; + fsl_qdma->n_queues = QDMA_QUEUES; + fsl_qdma->num_blocks = QDMA_BLOCKS; + fsl_qdma->block_offset = QDMA_BLOCK_OFFSET; + + len = sizeof(*fsl_chan) * fsl_qdma->n_chans; + fsl_qdma->chans = rte_zmalloc("qdma: fsl chans", len, 0); + if (!fsl_qdma->chans) + return -1; + + len = sizeof(struct fsl_qdma_queue *) * fsl_qdma->num_blocks; + fsl_qdma->status = rte_zmalloc("qdma: fsl status", len, 0); + if (!fsl_qdma->status) { + rte_free(fsl_qdma->chans); + return -1; + } + + for (i = 0; i < fsl_qdma->num_blocks; i++) { + rte_atomic32_init(&wait_task[i]); + fsl_qdma->status[i] = fsl_qdma_prep_status_queue(); + if (!fsl_qdma->status[i]) + goto err; + } + + ccsr_qdma_fd = open("/dev/mem", O_RDWR); + if (unlikely(ccsr_qdma_fd < 0)) { + goto err; + } + + regs_size = fsl_qdma->block_offset * (fsl_qdma->num_blocks + 2); + phys_addr = QDMA_CCSR_BASE; + fsl_qdma->ctrl_base = mmap(NULL, regs_size, PROT_READ | + PROT_WRITE, MAP_SHARED, + ccsr_qdma_fd, phys_addr); + + close(ccsr_qdma_fd); + if (fsl_qdma->ctrl_base == MAP_FAILED) { + goto err; + } + + fsl_qdma->status_base = fsl_qdma->ctrl_base + QDMA_BLOCK_OFFSET; + fsl_qdma->block_base = fsl_qdma->status_base + QDMA_BLOCK_OFFSET; + + fsl_qdma->queue = fsl_qdma_alloc_queue_resources(fsl_qdma); + if (!fsl_qdma->queue) { + munmap(fsl_qdma->ctrl_base, regs_size); + goto err; + } + + for (i = 0; i < fsl_qdma->n_chans; i++) { + struct fsl_qdma_chan *fsl_chan = &fsl_qdma->chans[i]; + + fsl_chan->qdma = fsl_qdma; + fsl_chan->queue = fsl_qdma->queue + i % (fsl_qdma->n_queues * + fsl_qdma->num_blocks); + fsl_chan->free = true; + } + + ret = fsl_qdma_reg_init(fsl_qdma); + if (ret) { + munmap(fsl_qdma->ctrl_base, regs_size); + goto err; + } + + return 0; + +err: + rte_free(fsl_qdma->chans); + rte_free(fsl_qdma->status); + + return -1; +} static int dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, - __rte_unused struct rte_dpaa_device *dpaa_dev) + struct rte_dpaa_device *dpaa_dev) { + struct rte_dma_dev *dmadev; + int ret; + + dmadev = rte_dma_pmd_allocate(dpaa_dev->device.name, + rte_socket_id(), + sizeof(struct fsl_qdma_engine)); + if (!dmadev) { + return -EINVAL; + } + + dpaa_dev->dmadev = dmadev; + + /* Invoke PMD device initialization function */ + ret = dpaa_qdma_init(dmadev); + if (ret) { + (void)rte_dma_pmd_release(dpaa_dev->device.name); + return ret; + } + + dmadev->state = RTE_DMA_DEV_READY; return 0; } static int -dpaa_qdma_remove(__rte_unused struct rte_dpaa_device *dpaa_dev) +dpaa_qdma_remove(struct rte_dpaa_device *dpaa_dev) { + struct rte_dma_dev *dmadev = dpaa_dev->dmadev; + struct fsl_qdma_engine *fsl_qdma = dmadev->data->dev_private; + int i = 0, max = QDMA_QUEUES * QDMA_BLOCKS; + + for (i = 0; i < max; i++) { + struct fsl_qdma_chan *fsl_chan = &fsl_qdma->chans[i]; + + if (fsl_chan->free == false) + dma_release(fsl_chan); + } + + rte_free(fsl_qdma->status); + rte_free(fsl_qdma->chans); + return 0; } diff --git a/drivers/dma/dpaa/dpaa_qdma.h b/drivers/dma/dpaa/dpaa_qdma.h new file mode 100644 index 0000000000..cc0d1f114e --- /dev/null +++ b/drivers/dma/dpaa/dpaa_qdma.h @@ -0,0 +1,247 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright 2021 NXP + */ + +#ifndef _DPAA_QDMA_H_ +#define _DPAA_QDMA_H_ + +#define CORE_NUMBER 4 +#define RETRIES 5 + +#define FSL_QDMA_DMR 0x0 +#define FSL_QDMA_DSR 0x4 +#define FSL_QDMA_DEIER 0xe00 +#define FSL_QDMA_DEDR 0xe04 +#define FSL_QDMA_DECFDW0R 0xe10 +#define FSL_QDMA_DECFDW1R 0xe14 +#define FSL_QDMA_DECFDW2R 0xe18 +#define FSL_QDMA_DECFDW3R 0xe1c +#define FSL_QDMA_DECFQIDR 0xe30 +#define FSL_QDMA_DECBR 0xe34 + +#define FSL_QDMA_BCQMR(x) (0xc0 + 0x100 * (x)) +#define FSL_QDMA_BCQSR(x) (0xc4 + 0x100 * (x)) +#define FSL_QDMA_BCQEDPA_SADDR(x) (0xc8 + 0x100 * (x)) +#define FSL_QDMA_BCQDPA_SADDR(x) (0xcc + 0x100 * (x)) +#define FSL_QDMA_BCQEEPA_SADDR(x) (0xd0 + 0x100 * (x)) +#define FSL_QDMA_BCQEPA_SADDR(x) (0xd4 + 0x100 * (x)) +#define FSL_QDMA_BCQIER(x) (0xe0 + 0x100 * (x)) +#define FSL_QDMA_BCQIDR(x) (0xe4 + 0x100 * (x)) + +#define FSL_QDMA_SQEDPAR 0x808 +#define FSL_QDMA_SQDPAR 0x80c +#define FSL_QDMA_SQEEPAR 0x810 +#define FSL_QDMA_SQEPAR 0x814 +#define FSL_QDMA_BSQMR 0x800 +#define FSL_QDMA_BSQSR 0x804 +#define FSL_QDMA_BSQICR 0x828 +#define FSL_QDMA_CQMR 0xa00 +#define FSL_QDMA_CQDSCR1 0xa08 +#define FSL_QDMA_CQDSCR2 0xa0c +#define FSL_QDMA_CQIER 0xa10 +#define FSL_QDMA_CQEDR 0xa14 +#define FSL_QDMA_SQCCMR 0xa20 + +#define FSL_QDMA_SQICR_ICEN + +#define FSL_QDMA_CQIDR_CQT 0xff000000 +#define FSL_QDMA_CQIDR_SQPE 0x800000 +#define FSL_QDMA_CQIDR_SQT 0x8000 + +#define FSL_QDMA_BCQIER_CQTIE 0x8000 +#define FSL_QDMA_BCQIER_CQPEIE 0x800000 +#define FSL_QDMA_BSQICR_ICEN 0x80000000 +#define FSL_QDMA_BSQICR_ICST(x) ((x) << 16) +#define FSL_QDMA_CQIER_MEIE 0x80000000 +#define FSL_QDMA_CQIER_TEIE 0x1 +#define FSL_QDMA_SQCCMR_ENTER_WM 0x200000 + +#define FSL_QDMA_QUEUE_MAX 8 + +#define FSL_QDMA_BCQMR_EN 0x80000000 +#define FSL_QDMA_BCQMR_EI 0x40000000 +#define FSL_QDMA_BCQMR_EI_BE 0x40 +#define FSL_QDMA_BCQMR_CD_THLD(x) ((x) << 20) +#define FSL_QDMA_BCQMR_CQ_SIZE(x) ((x) << 16) + +#define FSL_QDMA_BCQSR_QF 0x10000 +#define FSL_QDMA_BCQSR_XOFF 0x1 +#define FSL_QDMA_BCQSR_QF_XOFF_BE 0x1000100 + +#define FSL_QDMA_BSQMR_EN 0x80000000 +#define FSL_QDMA_BSQMR_DI 0x40000000 +#define FSL_QDMA_BSQMR_DI_BE 0x40 +#define FSL_QDMA_BSQMR_CQ_SIZE(x) ((x) << 16) + +#define FSL_QDMA_BSQSR_QE 0x20000 +#define FSL_QDMA_BSQSR_QE_BE 0x200 +#define FSL_QDMA_BSQSR_QF 0x10000 + +#define FSL_QDMA_DMR_DQD 0x40000000 +#define FSL_QDMA_DSR_DB 0x80000000 + +#define FSL_QDMA_COMMAND_BUFFER_SIZE 64 +#define FSL_QDMA_DESCRIPTOR_BUFFER_SIZE 32 +#define FSL_QDMA_CIRCULAR_DESC_SIZE_MIN 64 +#define FSL_QDMA_CIRCULAR_DESC_SIZE_MAX 16384 +#define FSL_QDMA_QUEUE_NUM_MAX 8 + +#define FSL_QDMA_CMD_RWTTYPE 0x4 +#define FSL_QDMA_CMD_LWC 0x2 + +#define FSL_QDMA_CMD_RWTTYPE_OFFSET 28 +#define FSL_QDMA_CMD_NS_OFFSET 27 +#define FSL_QDMA_CMD_DQOS_OFFSET 24 +#define FSL_QDMA_CMD_WTHROTL_OFFSET 20 +#define FSL_QDMA_CMD_DSEN_OFFSET 19 +#define FSL_QDMA_CMD_LWC_OFFSET 16 + +#define QDMA_CCDF_STATUS 20 +#define QDMA_CCDF_OFFSET 20 +#define QDMA_CCDF_MASK GENMASK(28, 20) +#define QDMA_CCDF_FOTMAT BIT(29) +#define QDMA_CCDF_SER BIT(30) + +#define QDMA_SG_FIN BIT(30) +#define QDMA_SG_EXT BIT(31) +#define QDMA_SG_LEN_MASK GENMASK(29, 0) + +#define QDMA_BIG_ENDIAN 1 +#define COMP_TIMEOUT 100000 +#define COMMAND_QUEUE_OVERFLLOW 10 + +/* qdma engine attribute */ +#define QDMA_QUEUE_SIZE 64 +#define QDMA_STATUS_SIZE 64 +#define QDMA_CCSR_BASE 0x8380000 +#define VIRT_CHANNELS 32 +#define QDMA_BLOCK_OFFSET 0x10000 +#define QDMA_BLOCKS 4 +#define QDMA_QUEUES 8 +#define QDMA_DELAY 1000 + +#define __arch_getq(a) (*(volatile u64 *)(a)) +#define __arch_putq(v, a) (*(volatile u64 *)(a) = (v)) +#define __arch_getq32(a) (*(volatile u32 *)(a)) +#define __arch_putq32(v, a) (*(volatile u32 *)(a) = (v)) +#define readq32(c) \ + ({ u32 __v = __arch_getq32(c); rte_io_rmb(); __v; }) +#define writeq32(v, c) \ + ({ u32 __v = v; __arch_putq32(__v, c); __v; }) +#define ioread32(_p) readq32(_p) +#define iowrite32(_v, _p) writeq32(_v, _p) + +#define ioread32be(_p) be32_to_cpu(readq32(_p)) +#define iowrite32be(_v, _p) writeq32(be32_to_cpu(_v), _p) + +#ifdef QDMA_BIG_ENDIAN +#define QDMA_IN(addr) ioread32be(addr) +#define QDMA_OUT(addr, val) iowrite32be(val, addr) +#define QDMA_IN_BE(addr) ioread32(addr) +#define QDMA_OUT_BE(addr, val) iowrite32(val, addr) +#else +#define QDMA_IN(addr) ioread32(addr) +#define QDMA_OUT(addr, val) iowrite32(val, addr) +#define QDMA_IN_BE(addr) ioread32be(addr) +#define QDMA_OUT_BE(addr, val) iowrite32be(val, addr) +#endif + +#define FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma_engine, x) \ + (((fsl_qdma_engine)->block_offset) * (x)) + +typedef void (*dma_call_back)(void *params); + +/* qDMA Command Descriptor Formats */ +struct fsl_qdma_format { + __le32 status; /* ser, status */ + __le32 cfg; /* format, offset */ + union { + struct { + __le32 addr_lo; /* low 32-bits of 40-bit address */ + u8 addr_hi; /* high 8-bits of 40-bit address */ + u8 __reserved1[2]; + u8 cfg8b_w1; /* dd, queue */ + }; + __le64 data; + }; +}; + +/* qDMA Source Descriptor Format */ +struct fsl_qdma_sdf { + __le32 rev3; + __le32 cfg; /* rev4, bit[0-11] - ssd, bit[12-23] sss */ + __le32 rev5; + __le32 cmd; +}; + +/* qDMA Destination Descriptor Format */ +struct fsl_qdma_ddf { + __le32 rev1; + __le32 cfg; /* rev2, bit[0-11] - dsd, bit[12-23] - dss */ + __le32 rev3; + __le32 cmd; +}; + +enum dma_status { + DMA_COMPLETE, + DMA_IN_PROGRESS, + DMA_IN_PREPAR, + DMA_PAUSED, + DMA_ERROR, +}; + +struct fsl_qdma_chan { + struct fsl_qdma_engine *qdma; + struct fsl_qdma_queue *queue; + bool free; + struct list_head list; +}; + +struct fsl_qdma_list { + struct list_head dma_list; +}; + +struct fsl_qdma_queue { + struct fsl_qdma_format *virt_head; + struct list_head comp_used; + struct list_head comp_free; + dma_addr_t bus_addr; + u32 n_cq; + u32 id; + u32 count; + struct fsl_qdma_format *cq; + void *block_base; +}; + +struct fsl_qdma_comp { + dma_addr_t bus_addr; + dma_addr_t desc_bus_addr; + void *virt_addr; + int index; + void *desc_virt_addr; + struct fsl_qdma_chan *qchan; + dma_call_back call_back_func; + void *params; + struct list_head list; +}; + +struct fsl_qdma_engine { + int desc_allocated; + void *ctrl_base; + void *status_base; + void *block_base; + u32 n_chans; + u32 n_queues; + int error_irq; + struct fsl_qdma_queue *queue; + struct fsl_qdma_queue **status; + struct fsl_qdma_chan *chans; + u32 num_blocks; + u8 free_block_id; + u32 vchan_map[4]; + int block_offset; +}; + +static rte_atomic32_t wait_task[CORE_NUMBER]; + +#endif /* _DPAA_QDMA_H_ */ From patchwork Mon Nov 1 08:51:40 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103312 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id DA897A0C57; Mon, 1 Nov 2021 09:52:29 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 938C541120; Mon, 1 Nov 2021 09:52:15 +0100 (CET) Received: from EUR03-VE1-obe.outbound.protection.outlook.com (mail-eopbgr50057.outbound.protection.outlook.com [40.107.5.57]) by mails.dpdk.org (Postfix) with ESMTP id F0D4E41120 for ; Mon, 1 Nov 2021 09:52:13 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=B9JjI9rX+oEUSMXA6O0DSWSN8ahtar58PbFYihPobO343woXscB7FX1l/jqNRtTYz92hTPUqfc6ztyhsx+g488QFoEXGWOMd0BwjyedEPpJb3/KkLMczGTy3sVRDuxSP6PtT+zMecim/OkWD6xcl1KXuZKF2sv3mkMWD9D440fovrVuHZBKj9a+SIYth7DWI5vLrsYOg04Wbxq1cJM0+hrfXAzoXqhg9US8kllfo8QHZP+lUVHI2/uhfMQRtFFJplKzG0CrZ9XzOI/I5OBMqriVwQ8lDP3N1VRYXrwhI8vhHcOxc4gJZHqq8YEkB35Qnk9dU9RoAsU2F3Yw/ST881g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=oH0J3/ehaR46dZQ+cXaaoA2uazszzhO4Xkp60zX86cE=; b=YcLJs1M/2aSFqD8CCxoYthrZUcJi60yqb+QLdhnytoFt2DGNWG7Wz7+ia6e21MjXy4cqeur1XQNFAi7lM/cGG/GSWu2WgtQ7VR3sBwBH6jpTpKdjYcncDeWUSS2LyH5vz3+O0D5P+oDBpQ+P+73G7Bn0JVS2w9I4z7GL1YG5FPm0NmvHEjRdwO3K4EgTAmy+w2kZwzD6evIosiUySSNx0Dj37R5U/PusyVtUCdgDDs3B2M/8V7cQ/LLYY9SJqFpxbZVhUFlH8EqLffjWKYd4x8d6AhsVqvOX/OXexggZQyQbDl7Z9nd1z0wMFmIyEMl8cDVL/NfNQ655kDZGUryfdA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=oH0J3/ehaR46dZQ+cXaaoA2uazszzhO4Xkp60zX86cE=; b=djlF4V5PKUwIvV4/lvuF9bC++qxorFLMPh6+hQuObDQMGrbIng1oqANHnit+YO9Zmbihum+apNSDGeNdzYpzvyIEWdmXgdffzTjk/YnCnzIzdk9R8pkzzr91MQpF3WmuQo94Ch6k9oluPbaelF37RMgd71MnQGUVfJJw7vVwrso= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR04MB5086.eurprd04.prod.outlook.com (2603:10a6:803:62::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15; Mon, 1 Nov 2021 08:52:13 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4649.019; Mon, 1 Nov 2021 08:52:13 +0000 From: Gagandeep Singh To: thomas@monjalon.net, dev@dpdk.org Cc: nipun.gupta@nxp.com, Gagandeep Singh Date: Mon, 1 Nov 2021 14:21:40 +0530 Message-Id: <20211101085143.2472241-4-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211101085143.2472241-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> <20211101085143.2472241-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15 via Frontend Transport; Mon, 1 Nov 2021 08:52:11 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 0e622799-b345-44fc-8ac9-08d99d14e57e X-MS-TrafficTypeDiagnostic: VI1PR04MB5086: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:3631; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 8EnqUEJGT2mZR+NjAHZf/TO5bEuJPVFh255nHNN1ZjAc2caKiR78fOmyfi9o4OMspNMPVJ+uBO+1VikO7ueNE1UWb88gISlGbx3L1u4IdF8Tz3evMTMQun8JwfqSkT+sce1ILb5LY5QdOtk2M1kXmbV8EOmmN88CP89zJ8NCUdRyM30zTJCmNyx6NVQKVXu4uTjSz8nDNWIK6woUZPLhl2JscxjEgczrMWIkNE/ftwEDftYpM7h6YaAevOoy2jfHB4puRq+5E8CB/m/7CWGQ5dbSBSvuOCwyciH58zd5JlMMa4xxdgNEX4H1/fq+nTbTOc3G89PNObuYq/P7XuDmLPs2sPYOjOc8X+TJ4w0TTxIRaIILurZEgM/hY85jHeahYn20VoItx/yMjodcUK4w5tA8/LvxbGzT0EX5PGuAFw3q0ub41YBXGvIawcLy9gBZChJRn7MiCKF968eQS+ekPz9Lj/ricyneVljJAKZl6rPg3jyDCxKgb+lVJvjqu/Tuk/9gfP6sWcdXoeCwbhJ4wJUUHPALvl5Nnr46pCfkYwnqJpEaS7K3CforKDS9ANneGWvmi0CtoONLh8gm0uaPrzoNvGsNeYcuJKoO8Mtl2KTAbJu1B5564LkV+hpPn+iH+EwYGq9JduzT91Rtsj5L8AVdb+4iaATOXi/QRfNeSCcpaAViNxHG6ZuA2svE5jCU0mt87R2AUETTM8Y+IotIEhQlf9pI4LlzwktkQqIYgPA= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(38350700002)(38100700002)(55236004)(6486002)(6666004)(186003)(1006002)(4326008)(5660300002)(316002)(956004)(2616005)(86362001)(66556008)(7696005)(66476007)(26005)(36756003)(52116002)(8936002)(2906002)(66946007)(8676002)(83380400001)(508600001)(1076003)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: gx0wZEnZ02bPFMps1jHAMjCRgq0JKHM5ze9d4e1jNokYHstwIvUdvj3Xz4e8V25RQ0Cu2p9cLFf02El9o5PgEumYwZllIKpPS3lGPSL0MpEykr5+DXfRDlof6e2XFgNpyy/isfihOfJYvnC0A/dUJokf2dPHqH/RR+6kLGJgp0dJvtqdkwsahJ5nGZCmn//wClJR0IgHATBksaHIgTx38tibuh0iIySnFNi1N4RZ17XkYhP8ZrFHrJMzeo2LNmAeeexJFK67PPQRhV/RQTx0z5BbPRnapHtiE5X9L6jjdBnAXq7HclH569Fe5RwNZ5fMp5eixGNTnip53h6kQIUGaeYXv3jG9mN+itKIuYr4P5ikH96X6PUl6olpqGbtk4Bc7c/Cfg4+6a2rBCuIuC5yhCm6j7prfIXlY+6M2yDOR/0L5V5b/EgH1QC7KWfiBmH69A/TAjQJ+PfCkoR+tXaytytPpqLPnsafnJuDnJVKVMp0aCb97z7kjeRabyndKGVZ9wlVVYEu7b3rAIrPq1l/1byMzjmuviHEcOxNT72YcqF/mxcLbv87OOeKT+h7Ht21krOp7X75ahhMkz3YcKXk4L6X/aprPCKhmuPMGq8S0T2HTpcBhAjJnm9DQ4X975XLDcIH3Ksz717gXWEPKLeu2zBGOoUUIUEd1x9w4vMO0tmw8Qs947ms+Rmvnh7zxmG8XoJrC/fsbOEDZekQfw8kwptTlZG+a6hqK1KBeTw3GSP4CjCzhGdgyh2sXIeOj/xVqZ8NFTuhr5J2YB4uEYxx5kHSpXa6P+OQDOXA4/NS63aVd4E31jXEdXD3NRXQOCm3JDXnmeUzsp+o4uvOIXuaM8X0BECK0u83aUs4O5p3R0iDAvgRf3MruJ7iBr1o3h68/rgA37OBpxlDqKvR5kht5ztJh9ax5PjAX5ylTscVvqw6MkQnQHFIpKya320LqBAl3V4wnKGUIyCkEluhCa6rZaFFn2WOvUdZWnQ3wbOBUypiAJeumuY0N3c4qleHXqk6B2J/2zDi4jqX3VUAFrtVrYJqJknRR8wHze/MLPVzjyhJmP7krh6DQBfjbZAETeLjzSEq6dDI8WQMEqIH6rBKJDXvFgHss/b5Lac5aFv95LKrCJ8gK1lUlAS3lV08phhENxrmjyaY2FIgT6tit8k/h9NzV5tuW26yprSExjMf40O1UUOjaZIkF0RKWcQVEI/lr/5utlDH4gk69zzg5Q8X2RxVuTlTnWvodtb1t7BbQ8tFCPFr2jlASqqh3AR/N8WoxWNMfg38YVdpO6axaOOy5m20o8ukdFObd03QwgckoG3UrAFams6ftXQ9AchbMQQYSeKul5yUwrju4G2AH08goWVuB9rjRR6gBXkzTngg2sxD67Skie2JUYuEhXfAiUAwcSAsCoBMUUsXSXCn4+mlUvlbjtC5m0GM8/6Vj0SF3HK129+KbRpLLwnWTSTsY/lfYvVcatoZ3B3fTeWdbo6GWt91LyxuCb92iGWgNFgjk8jg7qSCxOjrRp7RSIzUkecK5FMeJdZAgRDXfPBI+uUj5s0iz4ix0+gW7WH6AInldJo= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0e622799-b345-44fc-8ac9-08d99d14e57e X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Nov 2021 08:52:12.9537 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: wDvCECTUATH9cGSSFv+nCzvNCBzyeROsERW5Yq0tmq+de/22J0a0zS52gU6RIocr X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB5086 Subject: [dpdk-dev] [PATCH v2 3/6] dma/dpaa: add driver logs X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch supports DPAA DMA driver logs. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 10 +++++++ drivers/dma/dpaa/dpaa_qdma_logs.h | 46 +++++++++++++++++++++++++++++++ 2 files changed, 56 insertions(+) create mode 100644 drivers/dma/dpaa/dpaa_qdma_logs.h diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index 3ad23513e9..7808b3de7f 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -6,6 +6,7 @@ #include #include "dpaa_qdma.h" +#include "dpaa_qdma_logs.h" static inline int ilog2(int x) { @@ -107,6 +108,7 @@ static struct fsl_qdma_queue for (i = 0; i < queue_num; i++) { if (queue_size[i] > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || queue_size[i] < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + DPAA_QDMA_ERR("Get wrong queue-sizes.\n"); return NULL; } queue_temp = queue_head + i + (j * queue_num); @@ -143,6 +145,7 @@ static struct fsl_qdma_queue *fsl_qdma_prep_status_queue(void) status_size = QDMA_STATUS_SIZE; if (status_size > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || status_size < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + DPAA_QDMA_ERR("Get wrong status_size.\n"); return NULL; } @@ -227,6 +230,7 @@ static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) /* Try to halt the qDMA engine first. */ ret = fsl_qdma_halt(fsl_qdma); if (ret) { + DPAA_QDMA_ERR("DMA halt failed!"); return ret; } @@ -353,6 +357,7 @@ dpaa_qdma_init(struct rte_dma_dev *dmadev) ccsr_qdma_fd = open("/dev/mem", O_RDWR); if (unlikely(ccsr_qdma_fd < 0)) { + DPAA_QDMA_ERR("Can not open /dev/mem for qdma CCSR map"); goto err; } @@ -364,6 +369,8 @@ dpaa_qdma_init(struct rte_dma_dev *dmadev) close(ccsr_qdma_fd); if (fsl_qdma->ctrl_base == MAP_FAILED) { + DPAA_QDMA_ERR("Can not map CCSR base qdma: Phys: %08" PRIx64 + "size %d\n", phys_addr, regs_size); goto err; } @@ -387,6 +394,7 @@ dpaa_qdma_init(struct rte_dma_dev *dmadev) ret = fsl_qdma_reg_init(fsl_qdma); if (ret) { + DPAA_QDMA_ERR("Can't Initialize the qDMA engine.\n"); munmap(fsl_qdma->ctrl_base, regs_size); goto err; } @@ -411,6 +419,7 @@ dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, rte_socket_id(), sizeof(struct fsl_qdma_engine)); if (!dmadev) { + DPAA_QDMA_ERR("Unable to allocate dmadevice"); return -EINVAL; } @@ -456,3 +465,4 @@ static struct rte_dpaa_driver rte_dpaa_qdma_pmd = { }; RTE_PMD_REGISTER_DPAA(dpaa_qdma, rte_dpaa_qdma_pmd); +RTE_LOG_REGISTER_DEFAULT(dpaa_qdma_logtype, INFO); diff --git a/drivers/dma/dpaa/dpaa_qdma_logs.h b/drivers/dma/dpaa/dpaa_qdma_logs.h new file mode 100644 index 0000000000..01d4a508fc --- /dev/null +++ b/drivers/dma/dpaa/dpaa_qdma_logs.h @@ -0,0 +1,46 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright 2021 NXP + */ + +#ifndef __DPAA_QDMA_LOGS_H__ +#define __DPAA_QDMA_LOGS_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +extern int dpaa_qdma_logtype; + +#define DPAA_QDMA_LOG(level, fmt, args...) \ + rte_log(RTE_LOG_ ## level, dpaa_qdma_logtype, "dpaa_qdma: " \ + fmt "\n", ## args) + +#define DPAA_QDMA_DEBUG(fmt, args...) \ + rte_log(RTE_LOG_DEBUG, dpaa_qdma_logtype, "dpaa_qdma: %s(): " \ + fmt "\n", __func__, ## args) + +#define DPAA_QDMA_FUNC_TRACE() DPAA_QDMA_DEBUG(">>") + +#define DPAA_QDMA_INFO(fmt, args...) \ + DPAA_QDMA_LOG(INFO, fmt, ## args) +#define DPAA_QDMA_ERR(fmt, args...) \ + DPAA_QDMA_LOG(ERR, fmt, ## args) +#define DPAA_QDMA_WARN(fmt, args...) \ + DPAA_QDMA_LOG(WARNING, fmt, ## args) + +/* DP Logs, toggled out at compile time if level lower than current level */ +#define DPAA_QDMA_DP_LOG(level, fmt, args...) \ + RTE_LOG_DP(level, PMD, "dpaa_qdma: " fmt "\n", ## args) + +#define DPAA_QDMA_DP_DEBUG(fmt, args...) \ + DPAA_QDMA_DP_LOG(DEBUG, fmt, ## args) +#define DPAA_QDMA_DP_INFO(fmt, args...) \ + DPAA_QDMA_DP_LOG(INFO, fmt, ## args) +#define DPAA_QDMA_DP_WARN(fmt, args...) \ + DPAA_QDMA_DP_LOG(WARNING, fmt, ## args) + +#ifdef __cplusplus +} +#endif + +#endif /* __DPAA_QDMA_LOGS_H__ */ From patchwork Mon Nov 1 08:51:41 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103313 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 49C70A0C57; Mon, 1 Nov 2021 09:52:39 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id DFF0841125; Mon, 1 Nov 2021 09:52:17 +0100 (CET) Received: from EUR02-VE1-obe.outbound.protection.outlook.com (mail-eopbgr20087.outbound.protection.outlook.com [40.107.2.87]) by mails.dpdk.org (Postfix) with ESMTP id 1023F41125 for ; Mon, 1 Nov 2021 09:52:16 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=n0j1SwFBGGYYPJbc+7iOsirlJ957qWaZKe6T50QMOWo2m//P8PkMRKy9Fx5fpI6Kesrk9nybvP7TGAsB0BjeNG9PN5cSqGUS8mtucRcori5a8HtopEUjh5YRnRmHRpEfE5yvu30M45VQeLPGVSaP3l2gHL1nZLYyVrG1Kh8cDeuym9zcZgv998XIOM/e2NRK+6Q6sP5xXDB7nxk6TPqzGkjrpbJSpOE02K4dALvnlZqH2WNqFHEt/ot7if/xm7eJFTGl5Ft983iNtQAsQXzVPgpQq5Vk6Ie1PzAwRlBEH7qsAv3hQt4+/TlEg74HYkiXiuej1AIdj8Jj2hnCPOKH/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=2jRMICiofap2sspGpRCRNciAwUyzBmPtd5uyV2tWtkU=; b=oV9WN1in2u0oBTzii6O9ifnkBEFhwhmqtDEBYPjMpBArfndFM/eJ3qkhdcX1dNAVH6CM8H5gkisVRNEihGI3vm4JduujzCIr4ZdlJ/9pCNbMQU6PG0ricuS0/UIo2mVvx3XxWvH04QcwlMEuqLhWmq5pPJwltxDXurJsd8eASAd1SgivXNvwvbWvmFMb7kkkOaSYzrzL/wWmlLdFZ82bBIBVrK0w6B/TTlHFMoKtx+pjDY5h5PXl7+Hmf9R7ZCvZuqjn3LBZZN8YFCOloJOiDG8riiAiejE+sWiGCidxDBJTcSxK2Uqb4p4R4/HmRYlq5eM82Vx8ZvPw8zKsBgoRzg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=2jRMICiofap2sspGpRCRNciAwUyzBmPtd5uyV2tWtkU=; b=meIkmfER+vF7Hq1suxhHUiXrTDiL/hMHUP2lAJFwGsGtPiLvl2RFU3H7ZhhCJcbXe99qldGNLOzigk8KMg7JmkLoMIolUd9tgDIhvmKtqdA8o/v8rY3Hn/I+QI1ox3ngsTs8qzSANNzWYkMHQtVqqV38gpmZFW4OySsmQxL+zcI= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR04MB5086.eurprd04.prod.outlook.com (2603:10a6:803:62::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15; Mon, 1 Nov 2021 08:52:15 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4649.019; Mon, 1 Nov 2021 08:52:15 +0000 From: Gagandeep Singh To: thomas@monjalon.net, dev@dpdk.org Cc: nipun.gupta@nxp.com, Gagandeep Singh Date: Mon, 1 Nov 2021 14:21:41 +0530 Message-Id: <20211101085143.2472241-5-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211101085143.2472241-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> <20211101085143.2472241-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15 via Frontend Transport; Mon, 1 Nov 2021 08:52:13 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 8aa53b17-93a4-4c07-11c1-08d99d14e6cd X-MS-TrafficTypeDiagnostic: VI1PR04MB5086: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:2958; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ETKdFCA4uWJ9O+Y4Xt9OU+E+NWZDPJpo9Ce7HKhZVeLDEMVykEClH7CwwaadKE1LSqljyZlRSjdAR1SzU+4bvGklyFyeoKOsnPZy9p/hJ4eRl/0olXipEF4hAhzQUnX+QSNWlOIZ4q7qsU/yvA4PhktGhNCPpnVsPZzefFZvwYpZf9vSiyBkBRRHqsch7UNfxTtE/VXfsvTl+7EC5kTEeYOSls71pX+8md1rtMgedA46jeumzSyFuXl1vqf2doN6A9YDG63nzVdOCBOOfBPclHSmNcL7lHDsVrJzPj+c5s+5TTXDHuRFcu+VZAFDf4TnKsq+SYpdFhGX+dNJimxvObQeQp+kqlrY4sFnAPfL2peOQglxJLnPbslEoeESLeS7Bx4cERp2T4fef1yJ6XQIsu0i8KznoP356I63ZKo0n9YJ1KEKKKOxSv6L8S5nCVNqtMIYwJGYjnTOId8fwLQqtiY97603PMAw2cMXj4bnedoMCYq2S6nHPT2fj9tMisFuzSnFOyDAJhh0l3V/bc56GPIow+aE9U/OeSa4bw6srvMdLBehdapoKHLfLTglcsa9zGxZAYrMYD+7PI6nUDyiEejzb2Ep3Vqnu3kjUAnUAYM0lQs496GIek+1TiNhFMVwTkSlnGwy/M4R2nuEVoHq8EfMQgALpRM5c1tpLMmKdf3myzk3Ro+KOKXl6cdHsCuv9lLSYD14QRGwGxzrVniosDjcz2nWzkdeHX/HUR7CSxA= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(38350700002)(38100700002)(55236004)(6486002)(6666004)(186003)(1006002)(4326008)(5660300002)(316002)(956004)(2616005)(86362001)(66556008)(7696005)(66476007)(26005)(36756003)(52116002)(8936002)(2906002)(66946007)(8676002)(83380400001)(508600001)(1076003)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: PPtDWtSYCg+7Md4rQwwaOxSOX3QhYQKjBL+MwQ5ATwZuS44Gx2Sy9YPFFHW2kIbhS7qNe6cbYHCIk3klgqurJbT6W1e7mF693A6lPykhE2L6rO6uxj/1f0cipNiNK3ilvcY7+8AekVIRk3CQPV2KmJu2t2xzH6LIHhiYX9FMcbJvdH0SrQAPsGdjSEEKjxwVnoxZ0ObWAWIlZAi8ty0gZcToOzvDqKn4BtvCoW8Ju8Qr0SywMdsAd0IU6gfu2CICVnR0hhB8caWiRo6X3jUoSeDjEsfRVW0pWlxAuKqEfhyAIPEJ8EEAIzGODiqTk1Mj5J1JxlfKqAx2JwcqhlM8s7vErjtICnOl5ATLIrXthMhVUjOZCfpZn8plM2xVfePvWSIBxKilcvLEnivJcRpvBVEgJi932TFj+smmFnKmFhrUqmvD5//0yhtXcqS0CneqkQ4xCVzw2/1TcCYJtEgotXbbJZ7/r1qeGbLY4sv27dKnY9hHxweT+cke3gE0OhAdrUZtVc/WUbi6KgzR56Ax7qWtNj1Af0QAyzZ4rDhjkzq6m8/KTbRikJJpXUrN1KX5HsfsoxBvQTEQpsZcjItgORumJbwMFRvHi1GMSZARU3k5nT92j5C8VdoK4BwHLZqWBkY193YF3fE54GOo9fauwXGe5thRqhSJNRTQ3y0ptJYmgFdcAaM2PmdrxULXiL0xdUoUDGLa6tfZkWN72n66yfGNWL9lhN0z0NQbQ6ePPSNl5jyWYGP7FD1bN3+yDt6aJo3aJaSjHu8zC0QddqLbZG/D7PJpcXDU445itzituKSQZiMSD4jul/4X8v1d+eYjKDeoupdhS+DnFnXrMXSGSNOgI/UcSJPpZKXgc2sUBcrEFpIlDK5nwM2EKMhWxBknZJ/PiEZTESI4bSGGvQg3P2P6e3awVBo7wsiZKWjBt+vilA19zzPTh5UWr8keM/t7Gq7fKasrImW+8O4CqOsaRk2ziv9B78xr5yC8hJV+rqOtQmQmd7LQR6h5JRl3t+b6Kn/N+qxMx3O8fOs4GVTPLfi+ElJDqMceJV0tX9u7x2ClVHTLkRO9zCTN5NsTlihPYdChtfzv5ymGbTztOqtTNXs1gVgvKHcYymDDFyezPDXEtXxSIKEKBdZHJFUwX4ex53DfLl5Rfc/Z1WcYez6YfDfnS7Mp7DpxkNx1eRWEnoyiX/rq8ltmDIUgDQklX/fy1P70ODZDn5BehPF8Zey+Wb7wKlKx5fawzvQTDsFAw0AJZUU/GcX4bFFBV3qfwtdRDcD9maFnUboVcYxN3dFrbstFkyx6YhcjG4/MsyawJIehztRxW4ssbLObjx9U5igRmsOCzEX/IHuURs3tINn3wNA+yBhbw+kqTXFdlQhUdphQt3Wbz8JC00OsuanYI/ym29BuskY5vr9ni77wwpaJUpAmZtntI1MZgS5e3Mg1/+foqKSamjNKL42f9nDrRsR6m2Gg6wI6DulVVRyZVbDmeEh7W1+Sd8enJAsAm11CR71SRrdr7DYNvGhoaFb5RWSgGCdtutpZiy9tXTk8FxzibmEA+lDdKIdzN4wi5SV80N8= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 8aa53b17-93a4-4c07-11c1-08d99d14e6cd X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Nov 2021 08:52:15.1391 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: uVNxAlOG9GbDjXOWAEQnZxdY3quCouXIo9WNxQu5TECDTHrICl5zjzhU75+sYKLc X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB5086 Subject: [dpdk-dev] [PATCH v2 4/6] dma/dpaa: support basic operations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch support basic DMA operations which includes device capability and channel setup. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 185 +++++++++++++++++++++++++++++++++++ drivers/dma/dpaa/dpaa_qdma.h | 6 ++ 2 files changed, 191 insertions(+) diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index 7808b3de7f..0240f40907 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -8,6 +8,18 @@ #include "dpaa_qdma.h" #include "dpaa_qdma_logs.h" +static inline void +qdma_desc_addr_set64(struct fsl_qdma_format *ccdf, u64 addr) +{ + ccdf->addr_hi = upper_32_bits(addr); + ccdf->addr_lo = rte_cpu_to_le_32(lower_32_bits(addr)); +} + +static inline void qdma_csgf_set_len(struct fsl_qdma_format *csgf, int len) +{ + csgf->cfg = rte_cpu_to_le_32(len & QDMA_SG_LEN_MASK); +} + static inline int ilog2(int x) { int log = 0; @@ -84,6 +96,64 @@ static void fsl_qdma_free_chan_resources(struct fsl_qdma_chan *fsl_chan) finally: fsl_qdma->desc_allocated--; } + +/* + * Pre-request command descriptor and compound S/G for enqueue. + */ +static int fsl_qdma_pre_request_enqueue_comp_sd_desc( + struct fsl_qdma_queue *queue, + int size, int aligned) +{ + struct fsl_qdma_comp *comp_temp; + struct fsl_qdma_sdf *sdf; + struct fsl_qdma_ddf *ddf; + struct fsl_qdma_format *csgf_desc; + int i; + + for (i = 0; i < (int)(queue->n_cq + COMMAND_QUEUE_OVERFLLOW); i++) { + comp_temp = rte_zmalloc("qdma: comp temp", + sizeof(*comp_temp), 0); + if (!comp_temp) + return -ENOMEM; + + comp_temp->virt_addr = + dma_pool_alloc(size, aligned, &comp_temp->bus_addr); + if (!comp_temp->virt_addr) { + rte_free(comp_temp); + return -ENOMEM; + } + + comp_temp->desc_virt_addr = + dma_pool_alloc(size, aligned, &comp_temp->desc_bus_addr); + if (!comp_temp->desc_virt_addr) + return -ENOMEM; + + memset(comp_temp->virt_addr, 0, FSL_QDMA_COMMAND_BUFFER_SIZE); + memset(comp_temp->desc_virt_addr, 0, + FSL_QDMA_DESCRIPTOR_BUFFER_SIZE); + + csgf_desc = (struct fsl_qdma_format *)comp_temp->virt_addr + 1; + sdf = (struct fsl_qdma_sdf *)comp_temp->desc_virt_addr; + ddf = (struct fsl_qdma_ddf *)comp_temp->desc_virt_addr + 1; + /* Compound Command Descriptor(Frame List Table) */ + qdma_desc_addr_set64(csgf_desc, comp_temp->desc_bus_addr); + /* It must be 32 as Compound S/G Descriptor */ + qdma_csgf_set_len(csgf_desc, 32); + /* Descriptor Buffer */ + sdf->cmd = rte_cpu_to_le_32(FSL_QDMA_CMD_RWTTYPE << + FSL_QDMA_CMD_RWTTYPE_OFFSET); + ddf->cmd = rte_cpu_to_le_32(FSL_QDMA_CMD_RWTTYPE << + FSL_QDMA_CMD_RWTTYPE_OFFSET); + ddf->cmd |= rte_cpu_to_le_32(FSL_QDMA_CMD_LWC << + FSL_QDMA_CMD_LWC_OFFSET); + + list_add_tail(&comp_temp->list, &queue->comp_free); + } + + return 0; +} + + static struct fsl_qdma_queue *fsl_qdma_alloc_queue_resources(struct fsl_qdma_engine *fsl_qdma) { @@ -311,6 +381,79 @@ static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) return 0; } +static int fsl_qdma_alloc_chan_resources(struct fsl_qdma_chan *fsl_chan) +{ + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + struct fsl_qdma_engine *fsl_qdma = fsl_chan->qdma; + int ret; + + if (fsl_queue->count++) + goto finally; + + INIT_LIST_HEAD(&fsl_queue->comp_free); + INIT_LIST_HEAD(&fsl_queue->comp_used); + + ret = fsl_qdma_pre_request_enqueue_comp_sd_desc(fsl_queue, + FSL_QDMA_COMMAND_BUFFER_SIZE, 64); + if (ret) { + DPAA_QDMA_ERR( + "failed to alloc dma buffer for comp descriptor\n"); + goto exit; + } + +finally: + return fsl_qdma->desc_allocated++; + +exit: + return -ENOMEM; +} + +static int +dpaa_info_get(const struct rte_dma_dev *dev, struct rte_dma_info *dev_info, + uint32_t info_sz) +{ +#define DPAADMA_MAX_DESC 64 +#define DPAADMA_MIN_DESC 64 + + RTE_SET_USED(dev); + RTE_SET_USED(info_sz); + + dev_info->dev_capa = RTE_DMA_CAPA_MEM_TO_MEM | + RTE_DMA_CAPA_MEM_TO_DEV | + RTE_DMA_CAPA_DEV_TO_DEV | + RTE_DMA_CAPA_DEV_TO_MEM | + RTE_DMA_CAPA_SILENT | + RTE_DMA_CAPA_OPS_COPY; + dev_info->max_vchans = 1; + dev_info->max_desc = DPAADMA_MAX_DESC; + dev_info->min_desc = DPAADMA_MIN_DESC; + + return 0; +} + +static int +dpaa_get_channel(struct fsl_qdma_engine *fsl_qdma, uint16_t vchan) +{ + u32 i, start, end; + + start = fsl_qdma->free_block_id * QDMA_QUEUES; + fsl_qdma->free_block_id++; + + end = start + 1; + for (i = start; i < end; i++) { + struct fsl_qdma_chan *fsl_chan = &fsl_qdma->chans[i]; + + if (fsl_chan->free) { + fsl_chan->free = false; + fsl_qdma_alloc_chan_resources(fsl_chan); + fsl_qdma->vchan_map[vchan] = i; + return 0; + } + } + + return -1; +} + static void dma_release(void *fsl_chan) { @@ -318,6 +461,45 @@ dma_release(void *fsl_chan) fsl_qdma_free_chan_resources((struct fsl_qdma_chan *)fsl_chan); } +static int +dpaa_qdma_configure(__rte_unused struct rte_dma_dev *dmadev, + __rte_unused const struct rte_dma_conf *dev_conf, + __rte_unused uint32_t conf_sz) +{ + return 0; +} + +static int +dpaa_qdma_start(__rte_unused struct rte_dma_dev *dev) +{ + return 0; +} + +static int +dpaa_qdma_close(__rte_unused struct rte_dma_dev *dev) +{ + return 0; +} + +static int +dpaa_qdma_queue_setup(struct rte_dma_dev *dmadev, + uint16_t vchan, + __rte_unused const struct rte_dma_vchan_conf *conf, + __rte_unused uint32_t conf_sz) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->data->dev_private; + + return dpaa_get_channel(fsl_qdma, vchan); +} + +static struct rte_dma_dev_ops dpaa_qdma_ops = { + .dev_info_get = dpaa_info_get, + .dev_configure = dpaa_qdma_configure, + .dev_start = dpaa_qdma_start, + .dev_close = dpaa_qdma_close, + .vchan_setup = dpaa_qdma_queue_setup, +}; + static int dpaa_qdma_init(struct rte_dma_dev *dmadev) { @@ -424,6 +606,9 @@ dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, } dpaa_dev->dmadev = dmadev; + dmadev->dev_ops = &dpaa_qdma_ops; + dmadev->device = &dpaa_dev->device; + dmadev->fp_obj->dev_private = dmadev->data->dev_private; /* Invoke PMD device initialization function */ ret = dpaa_qdma_init(dmadev); diff --git a/drivers/dma/dpaa/dpaa_qdma.h b/drivers/dma/dpaa/dpaa_qdma.h index cc0d1f114e..f482b16334 100644 --- a/drivers/dma/dpaa/dpaa_qdma.h +++ b/drivers/dma/dpaa/dpaa_qdma.h @@ -8,6 +8,12 @@ #define CORE_NUMBER 4 #define RETRIES 5 +#ifndef GENMASK +#define BITS_PER_LONG (__SIZEOF_LONG__ * 8) +#define GENMASK(h, l) \ + (((~0UL) << (l)) & (~0UL >> (BITS_PER_LONG - 1 - (h)))) +#endif + #define FSL_QDMA_DMR 0x0 #define FSL_QDMA_DSR 0x4 #define FSL_QDMA_DEIER 0xe00 From patchwork Mon Nov 1 08:51:42 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103314 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 30E1BA0C57; Mon, 1 Nov 2021 09:52:47 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id EC15C41103; Mon, 1 Nov 2021 09:52:19 +0100 (CET) Received: from EUR02-VE1-obe.outbound.protection.outlook.com (mail-eopbgr20050.outbound.protection.outlook.com [40.107.2.50]) by mails.dpdk.org (Postfix) with ESMTP id 64845410FD for ; Mon, 1 Nov 2021 09:52:18 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SXIEfy9DVlX1IqSWEX68wilDOHAEff+vpnTVfHYvS9Y+/kNIVQiD0CKbuN+ZZ1vEV0AhEoTr9jioxIJR3G/nHa+OuJXVKKqaQKOPCIoE/FzpkZ5pihwAfliG1daZPFsg6BnJ9QW5xAiC/bZkuUbi2B8MO2NxLBmAgKwUvZRI55z2lylj1A+Ze9J1EUvSM+k/6SW4+/ids8RfUwFcUbuzr9wxzoE2D/EDmrEI7vh2VkZHzKCEBSKnvLjucrozQQp5vyxtt4KHF6AR0CItxjGR0/0IVx8SDEXUd6MbqgvxR4g69nUlPNJUStaJ2ps3KqgXunwiqpqBz34VztINaokLrA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Yzlxrgqh3TPALwq5k296KcHjF4i2nefv9nc6rSBNCW8=; b=NNjHv7NabZVdgretxEFFtgcBxIxPspmhFFLwD3B2cmqi+cvfUswEpa4vvHYkRbcf07QlIt+xtrhw/t52AC3ICRPM94RKmi+184vCBy1h32XhESl8s0XJkEWRgxAEb6D9V2Pzc46yUyXdE92J+/J+3KV7AqP/LamnNHvrPMPG+c1XHSH9Pz/ePWJUO3nE3Tn9CpnUNEMdeqznLBoDZWyjDjznvCPlHbXuv/SXsas3dNrKbwk2hvGSsYEtGmQo7vEbFbEuxZYu9ZfHRvDKspFCgHSuCsuZV6J6R3f8L6yWMXRAzgPh2YqeQZDCFUKJW6YgpIdwMGQH089WkbgVyhpA7g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Yzlxrgqh3TPALwq5k296KcHjF4i2nefv9nc6rSBNCW8=; b=r2aIKRWydXVrcqPUeXf9oPM7UmdSnwgEYTXbMEJotlcoZVALLvuNauSsrgvvrEfhrsYy8OHTv/hUk2PBL7Ws9gQF0RBaujaJGjC+QR6j9/vXYiutHTmvtDuzm0SiTVRGgx6i3ODyzwnA8sZb3U52OpSzNtpdMleVhKAWvx+FSZI= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR04MB5086.eurprd04.prod.outlook.com (2603:10a6:803:62::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15; Mon, 1 Nov 2021 08:52:17 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4649.019; Mon, 1 Nov 2021 08:52:17 +0000 From: Gagandeep Singh To: thomas@monjalon.net, dev@dpdk.org Cc: nipun.gupta@nxp.com, Gagandeep Singh Date: Mon, 1 Nov 2021 14:21:42 +0530 Message-Id: <20211101085143.2472241-6-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211101085143.2472241-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> <20211101085143.2472241-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15 via Frontend Transport; Mon, 1 Nov 2021 08:52:15 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e634c3f3-0163-4035-abf1-08d99d14e815 X-MS-TrafficTypeDiagnostic: VI1PR04MB5086: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6790; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 388c6DFgSDuB1bH7QquwmaFW/YNruY3rBI/faByjrTXtLwPUrYNRDEgwIIAKCsC1UjN/74OILrWgejEzzJcn/b16btIRpHRlgBBQCC6X6MU7JEvZFaJHGzelPPkX9gCDiKcCF2Gke2Zp29mR3ggc3J+U9gIAarbj0nW09pQa5LJ1pQ+9hvuDPrpYD4rHaxD/+dXuRXSePDBPpU12TqqZlyk17wt+Hke9vp4vlJ1AKnNVnYzxMg7U4/AHdVXcmkl6yP7mXE0bqeEWBEJrnfxr5/Zwfc1qvR+zxb0f4tZ+2TY90qbNREO2y3fe7KNHnsxidpyTFgZqkIxzRibhR7OA8dakcix4V3Cos/IdrEQVFog2Y+rInFMWvr/OtUQBL0cMnQsuZhmgf5W6KYj5d2kVQLZ78SMIzw+eutCqB25/uuSQFC/dTCbCZM6y360g4UvqobPyDo5+5LHyFo0SWii77qn17bPlwm5GNEfM7OgCHfB68oed1lJn43lUXDLORoZpPxZaGQCGxS12I2JFOPjghQISNbIiro8Aeh/nmxfbUAGHy7PV12LyO3yV4ybQM6EeE/lKGmmVKlNL2RZnXCpifemetDgornmm6lD0TKiQVxz8C/7zDGpSJO4q5reQp9oRxQa028qZLYiH0/RzHjkNbr5NC7sVbdQDMpo8B3wNkJRb8fF8y3sbbAx7OLQVekpoPc4zL321jXQ309fFx8PmgqhI5ppg87NA2ZNp09qzBss= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(38350700002)(38100700002)(55236004)(6486002)(6666004)(186003)(1006002)(30864003)(4326008)(5660300002)(316002)(956004)(2616005)(86362001)(66556008)(7696005)(66476007)(26005)(36756003)(52116002)(8936002)(2906002)(66946007)(8676002)(83380400001)(508600001)(1076003)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: +y2+6F9IRZS0UJ2N40QIOutybejvXWOfnAy8rv3Fl6JlgYgvzhnkhBIyFMrc4zu5DIgBwcyumg5GHNxq0oaoIwbd4k06JYUL7O61kNNCzp6htvX2uNS8N/U2zIRURVeOFDE7hUindM3Xak/MpJoOjrjAtH40X4Oaop2K2oQzEgbXemD04h+R8RZuiG3+5fuIy/NrCufLEHIBX1tc13TM6arw559HsPAoHZ6NVerJ9lxFouDT8dpda3votqRi+cIrXn9jenjTHa58xGevT7e1w2GuoMeh7Derw6E/OafEaDx/AuZN4P8ag8MoDKRAlNT8GlbOhrlbEtlKdmNXu1zvZe5ZbaDwZ0i1Hhrdh/kCH1pjF2Wn1vFzJPjfa1YyrtCf35+rA4zOvTwqu6DdJrdBBx6HwyeIaSma8EXvvjrT76korS5NmcQJ5oEQImMesg7ordUZ9lWyja9LbFWaV2SHEjJgdaduqq59OhU5knjEyHUe7RVPYFsm0XLXp6o0VWJcFYwk8JovV8Ogkoq2lcr7itA2My42QPQyrSAv/Fc76wVVL1jX7DP+aSNL5D+I9yrAHzAV4MbBeR4fXiqxEKplHUrdJvTF2qYwPUaF32/vF7FAGQM0y8q5HrVYTHpXiYXoDCD2efHI4ABoqxSlGcom1hyLPd3oTAnSfWVxdZyWR3fY+lder41lMyt5Nhyus/doXDQ1K3ktWKSGg1ifO4Pe0hfC1dKM5sbFnKp5AbJNlmbkRsDOaftKnX8G+mA4m4iHKxtwgCexazU6WRS3sJnb3b/SEsSmNrd7tIl8xVpFvY1d/rAyYQpMXVpNUjbDJkyhhJZNZn28N8DStagNVy7apM1nPx/Czwv/b1spt9kYH738LZCcsr4NAah0R98dr6Dy4tZCZjHL6hs65m2pCvQKlMMevFYmXeZo577dgM9GKbaY+dEtBi+Y0wYNXEALcTfyGrhSI+bp6TLFAM/8mgHIz5LEwoFZ+5Fj5lzNEXGdqN2DgGf+mi5cuBoKaRezn1QJNH3pcndX2bP1PoAtoNGlDUUfOZuEtgpRsxLFtNfn3CCwWX6HTKObgWJ0D7OqS0xlTXbkiXpEHuHVGv6BwoNHqckQvB2q88j4h9Wvsn6WRbF7BA9WV0ifsBPr/TOZefqCsC49yppou0HaiR7EWzKWqR7jGqvHk5GPNESjk/kySVp7/a37IY6AQ5hLkr55BlOp6lb/H6cvi/+586F6cZvp+vPtTlgut3I0uI2hebNRe0jsRyxNXLvz+mXAkdeFDCsUQ4v3AmSuGQQ/Cvd4AJcsyVe6jHF6wXY7U/a0b1QgZXkq3QSSjBJ0Jq18KnsC8z35QhZ7PVXpAanzBejzhyw0wSqXm4w0KgcNr/nwtuRBtrdKhunUYcC7FDRHrHrgbrokotU4W6I9hyR7RegDd8tO4rNw9AM7iC2LmTfuUQYAAxgoUT0oxd7nm1l6Stx/KtvTRFNyoE05MQG5jY70b6OG6hGVQTZxbsCF4MtZetsrJMEGJG7uGQdMMUwHvFGo58WDJ6K4zRKOF8RUMHIrLufpg9uoEL9YbezRTTwXThw4ZVs= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e634c3f3-0163-4035-abf1-08d99d14e815 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Nov 2021 08:52:17.3036 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: zmvuYZUHsLlb99aIy56DhxFomxdrPYkAYTxVhMX4JYqx5sqfywDq2IzlzC1Cy6vS X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB5086 Subject: [dpdk-dev] [PATCH v2 5/6] dma/dpaa: support DMA operations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch support copy, submit, completed and completed status functionality of DMA driver. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 344 +++++++++++++++++++++++++++++++++++ drivers/dma/dpaa/dpaa_qdma.h | 4 + 2 files changed, 348 insertions(+) diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index 0240f40907..a5973c22ae 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -15,11 +15,48 @@ qdma_desc_addr_set64(struct fsl_qdma_format *ccdf, u64 addr) ccdf->addr_lo = rte_cpu_to_le_32(lower_32_bits(addr)); } +static inline u64 +qdma_ccdf_get_queue(const struct fsl_qdma_format *ccdf) +{ + return ccdf->cfg8b_w1 & 0xff; +} + +static inline int +qdma_ccdf_get_offset(const struct fsl_qdma_format *ccdf) +{ + return (rte_le_to_cpu_32(ccdf->cfg) & QDMA_CCDF_MASK) + >> QDMA_CCDF_OFFSET; +} + +static inline void +qdma_ccdf_set_format(struct fsl_qdma_format *ccdf, int offset) +{ + ccdf->cfg = rte_cpu_to_le_32(QDMA_CCDF_FOTMAT | offset); +} + +static inline int +qdma_ccdf_get_status(const struct fsl_qdma_format *ccdf) +{ + return (rte_le_to_cpu_32(ccdf->status) & QDMA_CCDF_MASK) + >> QDMA_CCDF_STATUS; +} + +static inline void +qdma_ccdf_set_ser(struct fsl_qdma_format *ccdf, int status) +{ + ccdf->status = rte_cpu_to_le_32(QDMA_CCDF_SER | status); +} + static inline void qdma_csgf_set_len(struct fsl_qdma_format *csgf, int len) { csgf->cfg = rte_cpu_to_le_32(len & QDMA_SG_LEN_MASK); } +static inline void qdma_csgf_set_f(struct fsl_qdma_format *csgf, int len) +{ + csgf->cfg = rte_cpu_to_le_32(QDMA_SG_FIN | (len & QDMA_SG_LEN_MASK)); +} + static inline int ilog2(int x) { int log = 0; @@ -43,6 +80,16 @@ static void qdma_writel(u32 val, void *addr) QDMA_OUT(addr, val); } +static u32 qdma_readl_be(void *addr) +{ + return QDMA_IN_BE(addr); +} + +static void qdma_writel_be(u32 val, void *addr) +{ + QDMA_OUT_BE(addr, val); +} + static void *dma_pool_alloc(int size, int aligned, dma_addr_t *phy_addr) { void *virt_addr; @@ -97,6 +144,31 @@ static void fsl_qdma_free_chan_resources(struct fsl_qdma_chan *fsl_chan) fsl_qdma->desc_allocated--; } +static void fsl_qdma_comp_fill_memcpy(struct fsl_qdma_comp *fsl_comp, + dma_addr_t dst, dma_addr_t src, u32 len) +{ + struct fsl_qdma_format *csgf_src, *csgf_dest; + + /* Note: command table (fsl_comp->virt_addr) is getting filled + * directly in cmd descriptors of queues while enqueuing the descriptor + * please refer fsl_qdma_enqueue_desc + * frame list table (virt_addr) + 1) and source, + * destination descriptor table + * (fsl_comp->desc_virt_addr and fsl_comp->desc_virt_addr+1) move to + * the control path to fsl_qdma_pre_request_enqueue_comp_sd_desc + */ + csgf_src = (struct fsl_qdma_format *)fsl_comp->virt_addr + 2; + csgf_dest = (struct fsl_qdma_format *)fsl_comp->virt_addr + 3; + + /* Status notification is enqueued to status queue. */ + qdma_desc_addr_set64(csgf_src, src); + qdma_csgf_set_len(csgf_src, len); + qdma_desc_addr_set64(csgf_dest, dst); + qdma_csgf_set_len(csgf_dest, len); + /* This entry is the last entry. */ + qdma_csgf_set_f(csgf_dest, len); +} + /* * Pre-request command descriptor and compound S/G for enqueue. */ @@ -153,6 +225,25 @@ static int fsl_qdma_pre_request_enqueue_comp_sd_desc( return 0; } +/* + * Request a command descriptor for enqueue. + */ +static struct fsl_qdma_comp * +fsl_qdma_request_enqueue_desc(struct fsl_qdma_chan *fsl_chan) +{ + struct fsl_qdma_queue *queue = fsl_chan->queue; + struct fsl_qdma_comp *comp_temp; + + if (!list_empty(&queue->comp_free)) { + comp_temp = list_first_entry(&queue->comp_free, + struct fsl_qdma_comp, + list); + list_del(&comp_temp->list); + return comp_temp; + } + + return NULL; +} static struct fsl_qdma_queue *fsl_qdma_alloc_queue_resources(struct fsl_qdma_engine *fsl_qdma) @@ -287,6 +378,54 @@ static int fsl_qdma_halt(struct fsl_qdma_engine *fsl_qdma) return 0; } +static int +fsl_qdma_queue_transfer_complete(struct fsl_qdma_engine *fsl_qdma, + void *block, int id, const uint16_t nb_cpls, + uint16_t *last_idx, + enum rte_dma_status_code *status) +{ + struct fsl_qdma_queue *fsl_queue = fsl_qdma->queue; + struct fsl_qdma_queue *fsl_status = fsl_qdma->status[id]; + struct fsl_qdma_queue *temp_queue; + struct fsl_qdma_format *status_addr; + struct fsl_qdma_comp *fsl_comp = NULL; + u32 reg, i; + int count = 0; + + while (count < nb_cpls) { + reg = qdma_readl_be(block + FSL_QDMA_BSQSR); + if (reg & FSL_QDMA_BSQSR_QE_BE) + return count; + + status_addr = fsl_status->virt_head; + + i = qdma_ccdf_get_queue(status_addr) + + id * fsl_qdma->n_queues; + temp_queue = fsl_queue + i; + fsl_comp = list_first_entry(&temp_queue->comp_used, + struct fsl_qdma_comp, + list); + list_del(&fsl_comp->list); + + reg = qdma_readl_be(block + FSL_QDMA_BSQMR); + reg |= FSL_QDMA_BSQMR_DI_BE; + + qdma_desc_addr_set64(status_addr, 0x0); + fsl_status->virt_head++; + if (fsl_status->virt_head == fsl_status->cq + fsl_status->n_cq) + fsl_status->virt_head = fsl_status->cq; + qdma_writel_be(reg, block + FSL_QDMA_BSQMR); + *last_idx = fsl_comp->index; + if (status != NULL) + status[count] = RTE_DMA_STATUS_SUCCESSFUL; + + list_add_tail(&fsl_comp->list, &temp_queue->comp_free); + count++; + + } + return count; +} + static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) { struct fsl_qdma_queue *fsl_queue = fsl_qdma->queue; @@ -381,6 +520,65 @@ static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) return 0; } +static void * +fsl_qdma_prep_memcpy(void *fsl_chan, dma_addr_t dst, + dma_addr_t src, size_t len, + void *call_back, + void *param) +{ + struct fsl_qdma_comp *fsl_comp; + + fsl_comp = + fsl_qdma_request_enqueue_desc((struct fsl_qdma_chan *)fsl_chan); + if (!fsl_comp) + return NULL; + + fsl_comp->qchan = fsl_chan; + fsl_comp->call_back_func = call_back; + fsl_comp->params = param; + + fsl_qdma_comp_fill_memcpy(fsl_comp, dst, src, len); + return (void *)fsl_comp; +} + +static int fsl_qdma_enqueue_desc(struct fsl_qdma_chan *fsl_chan, + struct fsl_qdma_comp *fsl_comp, + uint64_t flags) +{ + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + void *block = fsl_queue->block_base; + struct fsl_qdma_format *ccdf; + u32 reg; + + /* retrieve and store the register value in big endian + * to avoid bits swap + */ + reg = qdma_readl_be(block + + FSL_QDMA_BCQSR(fsl_queue->id)); + if (reg & (FSL_QDMA_BCQSR_QF_XOFF_BE)) + return -1; + + /* filling descriptor command table */ + ccdf = (struct fsl_qdma_format *)fsl_queue->virt_head; + qdma_desc_addr_set64(ccdf, fsl_comp->bus_addr + 16); + qdma_ccdf_set_format(ccdf, qdma_ccdf_get_offset(fsl_comp->virt_addr)); + qdma_ccdf_set_ser(ccdf, qdma_ccdf_get_status(fsl_comp->virt_addr)); + fsl_comp->index = fsl_queue->virt_head - fsl_queue->cq; + fsl_queue->virt_head++; + + if (fsl_queue->virt_head == fsl_queue->cq + fsl_queue->n_cq) + fsl_queue->virt_head = fsl_queue->cq; + + list_add_tail(&fsl_comp->list, &fsl_queue->comp_used); + + if (flags == RTE_DMA_OP_FLAG_SUBMIT) { + reg = qdma_readl_be(block + FSL_QDMA_BCQMR(fsl_queue->id)); + reg |= FSL_QDMA_BCQMR_EI_BE; + qdma_writel_be(reg, block + FSL_QDMA_BCQMR(fsl_queue->id)); + } + return fsl_comp->index; +} + static int fsl_qdma_alloc_chan_resources(struct fsl_qdma_chan *fsl_chan) { struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; @@ -492,6 +690,148 @@ dpaa_qdma_queue_setup(struct rte_dma_dev *dmadev, return dpaa_get_channel(fsl_qdma, vchan); } +static int +dpaa_qdma_submit(void *dev_private, uint16_t vchan) +{ + struct fsl_qdma_engine *fsl_qdma = (struct fsl_qdma_engine *)dev_private; + struct fsl_qdma_chan *fsl_chan = + &fsl_qdma->chans[fsl_qdma->vchan_map[vchan]]; + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + void *block = fsl_queue->block_base; + u32 reg; + + reg = qdma_readl_be(block + FSL_QDMA_BCQMR(fsl_queue->id)); + reg |= FSL_QDMA_BCQMR_EI_BE; + qdma_writel_be(reg, block + FSL_QDMA_BCQMR(fsl_queue->id)); + + return 0; +} + +static int +dpaa_qdma_enqueue(void *dev_private, uint16_t vchan, + rte_iova_t src, rte_iova_t dst, + uint32_t length, uint64_t flags) +{ + struct fsl_qdma_engine *fsl_qdma = (struct fsl_qdma_engine *)dev_private; + struct fsl_qdma_chan *fsl_chan = + &fsl_qdma->chans[fsl_qdma->vchan_map[vchan]]; + int ret; + + void *fsl_comp = NULL; + + fsl_comp = fsl_qdma_prep_memcpy(fsl_chan, + (dma_addr_t)dst, (dma_addr_t)src, + length, NULL, NULL); + if (!fsl_comp) { + DPAA_QDMA_DP_DEBUG("fsl_comp is NULL\n"); + return -1; + } + ret = fsl_qdma_enqueue_desc(fsl_chan, fsl_comp, flags); + + return ret; +} + +static uint16_t +dpaa_qdma_dequeue_status(void *dev_private, uint16_t vchan, + const uint16_t nb_cpls, uint16_t *last_idx, + enum rte_dma_status_code *st) +{ + struct fsl_qdma_engine *fsl_qdma = (struct fsl_qdma_engine *)dev_private; + int id = (int)((fsl_qdma->vchan_map[vchan]) / QDMA_QUEUES); + void *block; + unsigned int reg; + int intr; + void *status = fsl_qdma->status_base; + + intr = qdma_readl_be(status + FSL_QDMA_DEDR); + if (intr) { + DPAA_QDMA_ERR("DMA transaction error! %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW0R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW0R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW1R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW1R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW2R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW2R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW3R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW3R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFQIDR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFQIDR %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECBR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECBR %x\n", intr); + qdma_writel(0xffffffff, + status + FSL_QDMA_DEDR); + intr = qdma_readl(status + FSL_QDMA_DEDR); + } + + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, id); + + intr = fsl_qdma_queue_transfer_complete(fsl_qdma, block, id, nb_cpls, + last_idx, st); + if (intr < 0) { + void *ctrl = fsl_qdma->ctrl_base; + + reg = qdma_readl(ctrl + FSL_QDMA_DMR); + reg |= FSL_QDMA_DMR_DQD; + qdma_writel(reg, ctrl + FSL_QDMA_DMR); + qdma_writel(0, block + FSL_QDMA_BCQIER(0)); + DPAA_QDMA_ERR("QDMA: status err!\n"); + } + + return intr; +} + + +static uint16_t +dpaa_qdma_dequeue(void *dev_private, + uint16_t vchan, const uint16_t nb_cpls, + uint16_t *last_idx, __rte_unused bool *has_error) +{ + struct fsl_qdma_engine *fsl_qdma = (struct fsl_qdma_engine *)dev_private; + int id = (int)((fsl_qdma->vchan_map[vchan]) / QDMA_QUEUES); + void *block; + unsigned int reg; + int intr; + void *status = fsl_qdma->status_base; + + intr = qdma_readl_be(status + FSL_QDMA_DEDR); + if (intr) { + DPAA_QDMA_ERR("DMA transaction error! %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW0R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW0R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW1R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW1R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW2R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW2R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW3R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW3R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFQIDR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFQIDR %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECBR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECBR %x\n", intr); + qdma_writel(0xffffffff, + status + FSL_QDMA_DEDR); + intr = qdma_readl(status + FSL_QDMA_DEDR); + } + + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, id); + + intr = fsl_qdma_queue_transfer_complete(fsl_qdma, block, id, nb_cpls, + last_idx, NULL); + if (intr < 0) { + void *ctrl = fsl_qdma->ctrl_base; + + reg = qdma_readl(ctrl + FSL_QDMA_DMR); + reg |= FSL_QDMA_DMR_DQD; + qdma_writel(reg, ctrl + FSL_QDMA_DMR); + qdma_writel(0, block + FSL_QDMA_BCQIER(0)); + DPAA_QDMA_ERR("QDMA: status err!\n"); + } + + return intr; +} + static struct rte_dma_dev_ops dpaa_qdma_ops = { .dev_info_get = dpaa_info_get, .dev_configure = dpaa_qdma_configure, @@ -609,6 +949,10 @@ dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, dmadev->dev_ops = &dpaa_qdma_ops; dmadev->device = &dpaa_dev->device; dmadev->fp_obj->dev_private = dmadev->data->dev_private; + dmadev->fp_obj->copy = dpaa_qdma_enqueue; + dmadev->fp_obj->submit = dpaa_qdma_submit; + dmadev->fp_obj->completed = dpaa_qdma_dequeue; + dmadev->fp_obj->completed_status = dpaa_qdma_dequeue_status; /* Invoke PMD device initialization function */ ret = dpaa_qdma_init(dmadev); diff --git a/drivers/dma/dpaa/dpaa_qdma.h b/drivers/dma/dpaa/dpaa_qdma.h index f482b16334..ef3c37e3a8 100644 --- a/drivers/dma/dpaa/dpaa_qdma.h +++ b/drivers/dma/dpaa/dpaa_qdma.h @@ -5,6 +5,10 @@ #ifndef _DPAA_QDMA_H_ #define _DPAA_QDMA_H_ +#ifndef BIT +#define BIT(nr) (1UL << (nr)) +#endif + #define CORE_NUMBER 4 #define RETRIES 5 From patchwork Mon Nov 1 08:51:43 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103315 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id F1816A0C57; Mon, 1 Nov 2021 09:52:56 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 615DB41148; Mon, 1 Nov 2021 09:52:21 +0100 (CET) Received: from EUR03-VE1-obe.outbound.protection.outlook.com (mail-eopbgr50050.outbound.protection.outlook.com [40.107.5.50]) by mails.dpdk.org (Postfix) with ESMTP id 3930A4113B for ; Mon, 1 Nov 2021 09:52:20 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=IXG0KliH+c0bPrqK92oXGA1LOFbi19DdlkixfopNdr614/DqWLXu8sPWAcE1MhUsFnfLrzwovNFN5eqJTAqg+4mdEuc2G3laO+JOIfvBE7ub7bjn0JTOHCx+kN1eW/5Lu6M3+vQocP8O1lYXzRyH17fxg7kVy9dW0fWyWKXoyVpUsIJyUz4my32OyJevyIJRG/oWNGdt5dYxCjVBSjEtlohNH8MoEgewqmqQZrrSm8hEPH2VEMslH9S+ksHo0/XxBUKUEhNFH3q2pfYvV2cKzz91kLFgpZvosleOLf9ZFX28FRaDvHtHqf1qcxocGq8U3bknuiL8B5NedsUED+40BA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Xhju688NWIaEJaXIj/E5HzIPdvLSpA3Eme26xi3Dj7M=; b=frk79SDm5jzBtXccftDJNY4kHBfI0NiCoUlO5TRbiasiBvZBaXLtBX7uM2JMsMrHBZHsHpLiB2B9sgLFIYPYAGZDnkunn5dm1paCJH4+3KzrxBftv3AqyvGDFnEJ6xtP5v4c1UoOm2be4QUMrlgWZXY3mrf/XRv9ww/Xpb10jYemDF6ktnhMzKZCWxflcmp4Qa2m7G3D9YP/ppAUq6gX+Yd9xqSh8XGZka+qdEdZ6TvgpXXzcEXqnODYa9xlZ+Z3XuMRSoD0ns8joBWpUSogg0tflWkvNBE/l+eNmAHCVVhqcYu5f/lfXT14359efBESMhmysvFLKTFo35+Ux088Fw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Xhju688NWIaEJaXIj/E5HzIPdvLSpA3Eme26xi3Dj7M=; b=a9unE9EqNk6qAxFV7MBns5T07vKXVudF1ZYJJzvGN7l5nD1h3uImNaLSsajvwP9F0sdVdSfEANZil4z3QeMQyM2Bmorob89wielhFtYrfYrlR7f3aBWeJzxT0aKETQAYSDc2wxDUwhRENh0ExSk02Zq0hbBlQWTzzt7tYRSnibg= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR04MB5086.eurprd04.prod.outlook.com (2603:10a6:803:62::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15; Mon, 1 Nov 2021 08:52:19 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4649.019; Mon, 1 Nov 2021 08:52:19 +0000 From: Gagandeep Singh To: thomas@monjalon.net, dev@dpdk.org Cc: nipun.gupta@nxp.com, Gagandeep Singh Date: Mon, 1 Nov 2021 14:21:43 +0530 Message-Id: <20211101085143.2472241-7-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211101085143.2472241-1-g.singh@nxp.com> References: <20210909111500.3901706-1-g.singh@nxp.com> <20211101085143.2472241-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0092.apcprd02.prod.outlook.com (2603:1096:4:90::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15 via Frontend Transport; Mon, 1 Nov 2021 08:52:17 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: a8f13674-9179-40d3-2f78-08d99d14e95f X-MS-TrafficTypeDiagnostic: VI1PR04MB5086: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:9508; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: zhkw80BJvoE9h5PBYgX53iJHzl2RMYxhw+VCEHJ6j5VfyCUcReM49NaunoIpWIrUsGeHydrbZv11Ze4fujT0yMgLUsx2DUAQo+V/ftzhg1HaRLqj4m+HsHnu9vso5Xo8yrKnONn9c4Ep7Q0d3EZ3xfQJzwKIvyFu0zma13mPjw1zBGfDO5QGyEeWFjYiG5NJYLmBY8TsS/Z+Nk+GtnBcyisrntCQ4gY2/fe4uChmLIcXiOusRm9jkikgCZvdYWpxL7Jt0AG7VXb2UUMYoIbyVQgN/fhYieUeTneJlrNwNXhRH1NqAH/8OMcw1idgIJ3Y29o+dRpj7FMKjOqMB5X/LTCC6ABNzLn5LPTMZl0WJuj7y/nq5o/EbThWKaUxDdgNtKm0QKcMiyvDRYL0G0OOyAEBuJSD5GPIN35Zo/LFrWEgQk0ViPyCX8wazG6MnCe+M+YET0ZFKojrb71z4/Y8z0IejjVw58/2sEZ0PK79ikDSYhxCFun9uJPRLRebW6Dl1pDD8e+FuL3ARF8K1BjKngBv8qwzZSMaqTWbA7k6VtRMV+3tNE2/XuxMOCQma1kGZ2U5dgJeR6OpmodJI09win0EhynxCpYeJUFrg6m0ttFZv8bC5Bg7t05h90d/yG5R9IBGoG02ILo+Q0hJrV/tJeAK+SDYoQOXm14Hf0GRLaN5jEPgNcg8TyebjQwp6YP5GiV7P1eqyRuB1h+bU913Popenth/4h30Gaf+rsipmxpJ9RMZ8QOzTH4DOZNWyotWPDeBWKj5/4YsUgnCFmzI+jQV7PVtl7RA33pPS0EMjdwQE3ojgOd58/xyE+qqZ67o X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(38350700002)(38100700002)(55236004)(6486002)(6666004)(186003)(1006002)(4326008)(5660300002)(316002)(956004)(2616005)(86362001)(66556008)(7696005)(66476007)(26005)(36756003)(52116002)(8936002)(2906002)(66946007)(8676002)(83380400001)(508600001)(1076003)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: jKNXTP43LieyJd5JJBKANP6FEpD1hMkZIukUy/hlBmL0sbbFsoT0DAhVkp/fDptSxThmnmMU4XgIGMLNaNqwi8ZWl7YR1xwQb6o4JzIc+NvsQINjtQn/LmYnAqKGoIJfGgs8MxPLGnVQPV6pwKQQAyv/70hofDlkYytZM0dE9dnGJOaA/yPxGOCgSxk2j79tvte1mScTFvA6gFlxK9QaQcigCU7p0tb7iAIz6tQTG2PI7u4ImJftd99goo5CSLX0owQg3NC1OdhdrZVw7pFKnZtEuCmkKcInIHyObTEyU8R4kdp64ShazUXOKwnnhtL5PSmmEk+SB8FbERf3pfxh/jNEI3ZmKMXXtYZ7XOJ+VodBnMw4szWzC2tPdIeNtQmot5Uak8o+SIssQVKcZeqgyeWtaS03qnHRcjoTNyoLWCdqC33juitUh++QfMZnH0ybUtGh7MAEqjAI80AJuS70evb95lIZNRxzRFxdP7coOay03SnXmL04DSrcsTxVvOsjktrqkA67F5LgN9LW0SeBRknLTtLZyfRqqzqg4IR1d5y8NZyCPQHNU+zNrDT38sBdn4G8dZ3n4rABf4YhkC1SvpEedUC+GhalU52vP7p13YTk2jXZp8mhzHRSGkGm8WeSvZ9K8k5AnKTzDNV+c6Bb0upYXfhkGi7jCA39kZTtWhU+NLBD6tvCPx7HIzrXJpWGJtKTvo8Don89WSZaX2V0GvNz7X8s5MPfDX8QyRxBxUykOsdJP04miUitkWcQtQyTnyhthnwkiHETFHvJ07QivhflPQ/KFTqwaamvNRrVeb1VnsHU6DxNxPCmSujDFw8vK9ts9SyhKxg85XRsxMDrux959ZU2+FxaDJpJPrNPRfyK9vggZ+vFMYc1sNt4uLR4g/eMDW3DZcBe8kZF5M+SOOpuugvAsDlQ6T//Hb+F2xlEIGy5Kmwd5kreHqxccRvPF5V0bxgqlkO6Uosypqt74njJ5mKe0fBGAWo4sDTcGlp7Ds3gDpHiG6lmpRRMRuSZdVTbQtWxl5z/hWacq8hqdpOpodjg39ryzE9BJptrzsNx09T94pnPiPOsaLe/OEC2kTBpVdvGTKX7/z4nzqW/r0rqVPU0LbDllu/xiwsXIAiYNxwhda3bCnRiRtFPducodwA6nwaxGb5JadLmHBlREiO3Mf8igkcSJvA/XTQA1tHuTNNqD3ow0E4+8t/m/fmEJg1/KvA5fJxH+QBmV/xx3dL8KHbbn8N+zOxUPRdhhNm1MQPCtydsu8HL5vYwNb5YKeREJJSbXbfnUOzhDVyl7mpD7E7pfbIWm8vMOYyGczlOwU8Ydny4Qbz8U2SXsbm5JFgTzY6QSwBm4gkhmVX/LdatZCpJeHYEguF8UCrkeY2f1drw/SQfjpNMQIOvEyAV0MvCmAPqJ6BhWjpeKi5uJjdUIZP2oMhWge6KVe/HawQYUEeYudh5LG1e1Qu205p8Xmg6hCZRanICvvLndcAvclpMB1QgOVJ/fM12L37QzVRxyU4/KC/WkVdaS4OYGL9wc+lOlSL/N6AuoR0k/l57L1VWUtPugc0CeqjGZq4mRIg= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: a8f13674-9179-40d3-2f78-08d99d14e95f X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Nov 2021 08:52:19.3018 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: y898+diydRf3cyqpUV5MdPE0rwCrvXccsCy6PSfpCX7NEvh31siU0VJtJU3c7an5 X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB5086 Subject: [dpdk-dev] [PATCH v2 6/6] doc: add user guide of DPAA DMA driver X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch adds DPAA DMA user guide. Signed-off-by: Gagandeep Singh --- MAINTAINERS | 1 + doc/guides/dmadevs/dpaa.rst | 60 +++++++++++++++++++++++++++++++++++++ 2 files changed, 61 insertions(+) create mode 100644 doc/guides/dmadevs/dpaa.rst diff --git a/MAINTAINERS b/MAINTAINERS index 76b9fb8e6c..a5ad16e309 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1361,6 +1361,7 @@ NXP DPAA DMA M: Gagandeep Singh M: Nipun Gupta F: drivers/dma/dpaa/ +F: doc/guides/dmadevs/dpaa.rst Packet processing diff --git a/doc/guides/dmadevs/dpaa.rst b/doc/guides/dmadevs/dpaa.rst new file mode 100644 index 0000000000..ed9628ed79 --- /dev/null +++ b/doc/guides/dmadevs/dpaa.rst @@ -0,0 +1,60 @@ +.. SPDX-License-Identifier: BSD-3-Clause + Copyright 2021 NXP + +NXP DPAA DMA Driver +===================== + +The DPAA DMA is an implementation of the dmadev APIs, that provide means +to initiate a DMA transaction from CPU. The initiated DMA is performed +without CPU being involved in the actual DMA transaction. This is achieved +via using the QDMA controller of DPAA SoC. + +The QDMA controller transfers blocks of data between one source and one +destination. The blocks of data transferred can be represented in memory +as contiguous or noncontiguous using scatter/gather table(s). + +More information can be found at `NXP Official Website +`_. + +Features +-------- + +The DPAA DMA implements following features in the dmadev API: + +- Supports 1 virtual channel. +- Supports all 4 DMA transfers: MEM_TO_MEM, MEM_TO_DEV, + DEV_TO_MEM, DEV_TO_DEV. +- Supports DMA silent mode. +- Supports issuing DMA of data within memory without hogging CPU while + performing DMA operation. + +Supported DPAA SoCs +-------------------- + +- LS1046A +- LS1043A + +Prerequisites +------------- + +See :doc:`../platform/dpaa` for setup information + +- Follow the DPDK :ref:`Getting Started Guide for Linux ` to setup the basic DPDK environment. + +.. note:: + + Some part of dpaa bus code (qbman and fman - library) routines are + dual licensed (BSD & GPLv2), however they are used as BSD in DPDK in userspace. + +Initialization +-------------- + +On EAL initialization, DPAA DMA devices will be detected on DPAA bus and +will be probed and populated into their device list. + + +Platform Requirement +~~~~~~~~~~~~~~~~~~~~ + +DPAA DMA driver for DPDK can only work on NXP SoCs as listed in the +``Supported DPAA SoCs``.