From patchwork Mon Nov 8 09:06:58 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103950 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 98C0BA0C4B; Mon, 8 Nov 2021 10:07:33 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 71DED4111C; Mon, 8 Nov 2021 10:07:32 +0100 (CET) Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-eopbgr150057.outbound.protection.outlook.com [40.107.15.57]) by mails.dpdk.org (Postfix) with ESMTP id 240A94111F for ; Mon, 8 Nov 2021 10:07:30 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ioRwtxz6sbiOw1UOhoNHWgFk0LZ1uAaAqV8cpSsocF/MlUWDKGmORNx1mvzS975UF2OAww15u1QWn0Fx68kNRyL6jVWxoFLuuk8ZPWA75IR3SOqz4fIHT0l9fG6ATyeXy8MLjlQyqbFvlh27jFo2U9kqdOgFdtY24NrVXh6ijrf3htoWNAG/FK3mcUbwaj4YIH6D2A386WT7XlGXiVbsRB1oGFtzp5EkiC5hCviB1/rW0Wi1c7JB2rT9nARTq/p4T28zxtmADzw4jS0hhfYHT7wtiIOlJRaqQHLIe4KV7OIkMPYV+AFoIAM4+sXA43Jb9XaqfFYUunmVCytxCHbF0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=kz1FgNc75adefoJwg423poQA+UPXh+YArmfKZF3ql7U=; b=ACVpbuW4dkygBBVIGmXQgEgzS1RvO62JHIvgb3Qh4hujLwtN5xxD4EuMDupYfCI6aNZLZzxhtSxIUsmEGYurLjvB7d0GRiT2bxQJ74tBQIJmiiLqZ16WWc6JU3HoQCE+03S9vUTTH0VU42LNTBhMVdOGvysSvUvYc/IZTr7RnqCjdQuQfqF8qjeY6L0hwEaIFFLUcBESKdr0wG2owDoNocj1noCASh+pCCkdt9Z0SYhDBU6ie3BhucoIEwXwPx11/Wi0orOzZdlvycr7JjA/9yNWCzeZraXf7RSfG0Bet2dpeSaWLoAzlLXX+789hqmMBOAIZOXNIcJDRSvFdT3Zwg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=kz1FgNc75adefoJwg423poQA+UPXh+YArmfKZF3ql7U=; b=KRBJBNrHMlGLfWdVOhpreA5WBDomTNjPVOvyP7Jw/kmqmyTR8ux0jO0q9NOkOI6iRrBawgllJlAJaLVzEvOgwOxykR/rnKOfnqTxRhwZZQ1eZDOHNo+/I57fb/FusuiK+cZIxolcv9KJJt8Afjh+wRIhIjL1ycLONWszsn8GBpg= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VE1PR04MB6495.eurprd04.prod.outlook.com (2603:10a6:803:11d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.13; Mon, 8 Nov 2021 09:07:29 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4669.016; Mon, 8 Nov 2021 09:07:29 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Mon, 8 Nov 2021 14:36:58 +0530 Message-Id: <20211108090704.3585175-2-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108090704.3585175-1-g.singh@nxp.com> References: <20211101085143.2472241-2-g.singh@nxp.com> <20211108090704.3585175-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11 via Frontend Transport; Mon, 8 Nov 2021 09:07:27 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 13a4fbf6-c347-42ac-afca-08d9a2973098 X-MS-TrafficTypeDiagnostic: VE1PR04MB6495: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:7219; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: +tg12o7a8btUIGbvn5rzFsaMVPwYArW2Y3hi2zNaKRK5F8Ko28yXNlcX9cqazn41GhzP80d1rCh31Gop4ZSgx7Tn+5ul8WjWcW3JaMkQj6fglUUOElAieckiffXUbTh1BzY2oD50ASpRSUJEZwrmAOpxINtMxs8lFb91AL2FIkDpp7tNYELZ+Hb5wSFj/WYkZ4dvlFGbxkinieVbEYvsfhxwV3sOFcqgGUAsCf15YVgtq19qZMGTgKLNcZLGu/OxpdzyI4CLQrCLD5RxBDzuxqFtsAsqteiFNz5GTgYIavoh49xnxZ7hzzq5E4Y+JqCFzYiNFp0VFP2m0Vp0hpfngDeKsTZQiu8h4PWRLKXtfnQ7blhOR4U1VV5oWJid25b6UmhHxAj9uFRsKw//hP3wWUIDp8KCf+RmLP3HENBs8a1luJ1rNKCHy1aZwVhMkDjCqjvHVKgOiXUiZFlFCwrN/WnhWj3+8+77Hj/5nAex+SZzjZ9JCyBQPW4+0P9c4t5caAj3kYo3yljOIspTFRR1lRaZXOyvnQJjEH530kcR9Bq5oYcuLxLHLsbvomblj6MiT8BEiq/Lh7YDZr4IJnUe4JmbuvexBXm+JePbbho/JVyWu304DOnkDAOb84viO3pt6POnIM0cvMoV20J3uD4XhPuN/+t6Ff07eg50qHapnhs6hyUo+RXIr0xxuXPj7AnbJHFPwHZBMJO8vkXxrvBfl8ksVrncV+c7vK8CE/qAeuE= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(1006002)(8936002)(66556008)(5660300002)(6666004)(36756003)(26005)(55236004)(508600001)(2906002)(66476007)(38350700002)(38100700002)(8676002)(83380400001)(6916009)(1076003)(52116002)(7696005)(316002)(4326008)(956004)(186003)(2616005)(66946007)(6486002)(86362001)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: p7aRNUcBMYp/BRHY/oNOqgoIWTNCc2L0YtIX2alDD9XIVmP7B4p153aX9FAtB2/BkVVr6hDl1eBUlGawwW+Mn779wlMvK7vKZrTyWklhEI4yO0jNATvEsSe6+w9A3QLF0zo1I9tlvDfWSsGPnwSLfEwy50eahQdhPiECFl/5xnpLeuPLxp5VgPMgVPVoKtF8DayJPnw2TBnPUOOoB4Yx3RzRc9bdxOoWUC2Wq2keflIarNqnu9apaoMZQuTA8l5NwRvAOZENnlCfs1pOwn30ZkabwZe+cW5vzixHdUe664nzRITHpSM0Iia+zYQWQ7V/uKDgrdVrjEPRtyw6VwPZ8GKpbGTDoRQM3VO5Tq5T55O8imvv7T1Bu36C2N6ypJ/uNjuACHN1b+/W+rrdX7ydh964zZTBMDwo12u4Ywl+wp1G4aZ8n7rPsJ/bBELXWjLZCN1bv75726eXjESBayqPLzYm391EY2yF35391pA6RtZdSpVeqBYvL5nRUYtE42vN+V1Bxx2xSwMPIGVlYRwwTEKcW7qxodfheJ/G9wUyvr824qT+r9Z1eCsHsQBbg2InuIHyaM5z1aPgsmeuPMd+vCgnWWlQmw+6pcjaoBCh7wyZ/MDYxKH7h4VENJLnafBXOtR4IRUKEivDfEFhc2rijHRvBpOwl3nHKVokMRHjbwMe727XTH2LGp0tdOs5Q/OJ4ZtA99l/GPEcC+2Pq51utVG26kgvgj3qIo2VsvJ9o/jKeuDa8GwHsBACbbod6t81FZyDTlrbB7NKs3arrOXZRv2JdaEIH5jRihueyzYsk/gsuhXCLV4Q0gfzsqGdT9dA1IUjQZNePKhJIJ91XArTqFxJuZbQTze3qITqHOhOZjCf9m2qat3HFMyqBW7Jzn2GjPQcvXdlBQUuxdTRKhdnfwgirCVPZ3zf/Il3e6YQ4yqR3PjV6m2EyrqAggkx560+V5RjjMb9/y8QuKuJ73QIWLXnRTGiBgi0zfu05zKZGJHWtvf3YPFOeCVoKC2WEtBSx0u8wXNAlCRsJUbwr1Ev6N9S3ZgX5LVBfKsE7FPUS9mzQmOjGEmkYOZ/D1zARwWgbH6YXY69Y9KfBma4wnUsCbG5dQkIrW3iih1Tc70oqDBgOwvgDju+mMDOE2yR1UZ1EoBXq0Y/QB/1IiHjm2Tv+M0GiLiuQGtxnSQNvdkHjRfwh553fOcSJILUe0C46eLLc4FHYMQ8mL9Bc8lHorLY+aB3XR6HingzD8GkLmOlpiRBNwOEFGtf1UMKRdibN/CkDnrJV44AXMZzBWRct4BbuxE2dxRI6L7Xwok7qmaJv/+kTtrD/4eNddKXaBpXSuoQaWgVnnNxAcusC8Fc6su2N1EyA7WBvXhgbzNfeTOZX/kVqlryNnlG/FE95Xnc0vBPkKOvDEhJgifUQ+B38RLbrgDhfOrM2WSJt6q4DQTMtpyciwRepZS1n/HahW8hmvCLiQtCBixKOJj+XVIPPhF87+sgc7cXotW6tdvDXjaV5isg8z1BSYOvb1X2Si+y2znWNsHqZq/ZyT9sPRfewboaga6ndiuZULoAd4LqqXbe6jA= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 13a4fbf6-c347-42ac-afca-08d9a2973098 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 09:07:29.1159 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: lPHZTLKaSLmcpbKogTBFZFOTxXfBdQMTCwjun3aocmHL+xOsZNBOuaVahlpmbJEj X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB6495 Subject: [dpdk-dev] [PATCH v3 1/7] dma/dpaa: introduce DPAA DMA driver X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" The DPAA DMA driver is an implementation of the dmadev APIs, that provide means to initiate a DMA transaction from CPU. The initiated DMA is performed without CPU being involved in the actual DMA transaction. This is achieved via using the QDMA controller of DPAA SoC. Signed-off-by: Gagandeep Singh --- MAINTAINERS | 10 +++++++++ doc/guides/rel_notes/release_21_11.rst | 3 +++ drivers/bus/dpaa/dpaa_bus.c | 22 ++++++++++++++++++++ drivers/bus/dpaa/rte_dpaa_bus.h | 5 +++++ drivers/common/dpaax/dpaa_list.h | 2 ++ drivers/dma/dpaa/dpaa_qdma.c | 28 ++++++++++++++++++++++++++ drivers/dma/dpaa/meson.build | 14 +++++++++++++ drivers/dma/dpaa/version.map | 4 ++++ drivers/dma/meson.build | 3 ++- 9 files changed, 90 insertions(+), 1 deletion(-) create mode 100644 drivers/dma/dpaa/dpaa_qdma.c create mode 100644 drivers/dma/dpaa/meson.build create mode 100644 drivers/dma/dpaa/version.map diff --git a/MAINTAINERS b/MAINTAINERS index 0e5951f8f1..76b9fb8e6c 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1353,6 +1353,16 @@ F: drivers/raw/dpaa2_qdma/ F: doc/guides/rawdevs/dpaa2_qdma.rst + +Dmadev Drivers +-------------- + +NXP DPAA DMA +M: Gagandeep Singh +M: Nipun Gupta +F: drivers/dma/dpaa/ + + Packet processing ----------------- diff --git a/doc/guides/rel_notes/release_21_11.rst b/doc/guides/rel_notes/release_21_11.rst index 502cc5ceb2..8080ada721 100644 --- a/doc/guides/rel_notes/release_21_11.rst +++ b/doc/guides/rel_notes/release_21_11.rst @@ -20,6 +20,9 @@ DPDK Release 21.11 ninja -C build doc xdg-open build/doc/guides/html/rel_notes/release_21_11.html +* **Added NXP DPAA DMA driver.** + + * Added a new dmadev driver for NXP DPAA platform. New Features ------------ diff --git a/drivers/bus/dpaa/dpaa_bus.c b/drivers/bus/dpaa/dpaa_bus.c index 9a53fdc1fb..737ac8d8c5 100644 --- a/drivers/bus/dpaa/dpaa_bus.c +++ b/drivers/bus/dpaa/dpaa_bus.c @@ -250,6 +250,28 @@ dpaa_create_device_list(void) rte_dpaa_bus.device_count += i; + /* Creating QDMA Device */ + for (i = 0; i < RTE_DPAA_QDMA_DEVICES; i++) { + dev = calloc(1, sizeof(struct rte_dpaa_device)); + if (!dev) { + DPAA_BUS_LOG(ERR, "Failed to allocate QDMA device"); + ret = -1; + goto cleanup; + } + + dev->device_type = FSL_DPAA_QDMA; + dev->id.dev_id = rte_dpaa_bus.device_count + i; + + memset(dev->name, 0, RTE_ETH_NAME_MAX_LEN); + sprintf(dev->name, "dpaa_qdma-%d", i+1); + DPAA_BUS_LOG(INFO, "%s qdma device added", dev->name); + dev->device.name = dev->name; + dev->device.devargs = dpaa_devargs_lookup(dev); + + dpaa_add_to_device_list(dev); + } + rte_dpaa_bus.device_count += i; + return 0; cleanup: diff --git a/drivers/bus/dpaa/rte_dpaa_bus.h b/drivers/bus/dpaa/rte_dpaa_bus.h index 97d189f9b0..31a5ea3fca 100644 --- a/drivers/bus/dpaa/rte_dpaa_bus.h +++ b/drivers/bus/dpaa/rte_dpaa_bus.h @@ -58,6 +58,9 @@ dpaa_seqn(struct rte_mbuf *mbuf) /** Device driver supports link state interrupt */ #define RTE_DPAA_DRV_INTR_LSC 0x0008 +/** Number of supported QDMA devices */ +#define RTE_DPAA_QDMA_DEVICES 1 + #define RTE_DEV_TO_DPAA_CONST(ptr) \ container_of(ptr, const struct rte_dpaa_device, device) @@ -73,6 +76,7 @@ TAILQ_HEAD(rte_dpaa_driver_list, rte_dpaa_driver); enum rte_dpaa_type { FSL_DPAA_ETH = 1, FSL_DPAA_CRYPTO, + FSL_DPAA_QDMA }; struct rte_dpaa_bus { @@ -95,6 +99,7 @@ struct rte_dpaa_device { union { struct rte_eth_dev *eth_dev; struct rte_cryptodev *crypto_dev; + struct rte_dma_dev *dmadev; }; struct rte_dpaa_driver *driver; struct dpaa_device_id id; diff --git a/drivers/common/dpaax/dpaa_list.h b/drivers/common/dpaax/dpaa_list.h index e94575982b..319a3562ab 100644 --- a/drivers/common/dpaax/dpaa_list.h +++ b/drivers/common/dpaax/dpaa_list.h @@ -35,6 +35,8 @@ do { \ const struct list_head *__p298 = (p); \ ((__p298->next == __p298) && (__p298->prev == __p298)); \ }) +#define list_first_entry(ptr, type, member) \ + list_entry((ptr)->next, type, member) #define list_add(p, l) \ do { \ struct list_head *__p298 = (p); \ diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c new file mode 100644 index 0000000000..2ef3ee0c35 --- /dev/null +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -0,0 +1,28 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright 2021 NXP + */ + +#include + +static int +dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, + __rte_unused struct rte_dpaa_device *dpaa_dev) +{ + return 0; +} + +static int +dpaa_qdma_remove(__rte_unused struct rte_dpaa_device *dpaa_dev) +{ + return 0; +} + +static struct rte_dpaa_driver rte_dpaa_qdma_pmd; + +static struct rte_dpaa_driver rte_dpaa_qdma_pmd = { + .drv_type = FSL_DPAA_QDMA, + .probe = dpaa_qdma_probe, + .remove = dpaa_qdma_remove, +}; + +RTE_PMD_REGISTER_DPAA(dpaa_qdma, rte_dpaa_qdma_pmd); diff --git a/drivers/dma/dpaa/meson.build b/drivers/dma/dpaa/meson.build new file mode 100644 index 0000000000..9ab0862ede --- /dev/null +++ b/drivers/dma/dpaa/meson.build @@ -0,0 +1,14 @@ +# SPDX-License-Identifier: BSD-3-Clause +# Copyright 2021 NXP + +if not is_linux + build = false + reason = 'only supported on linux' +endif + +deps += ['dmadev', 'bus_dpaa'] +sources = files('dpaa_qdma.c') + +if cc.has_argument('-Wno-pointer-arith') + cflags += '-Wno-pointer-arith' +endif diff --git a/drivers/dma/dpaa/version.map b/drivers/dma/dpaa/version.map new file mode 100644 index 0000000000..7bab7bea48 --- /dev/null +++ b/drivers/dma/dpaa/version.map @@ -0,0 +1,4 @@ +DPDK_22 { + + local: *; +}; diff --git a/drivers/dma/meson.build b/drivers/dma/meson.build index a69418ce9b..37c5c31445 100644 --- a/drivers/dma/meson.build +++ b/drivers/dma/meson.build @@ -2,7 +2,8 @@ # Copyright 2021 HiSilicon Limited drivers = [ - 'idxd', + 'dpaa', + 'idxd', 'ioat', 'skeleton', ] From patchwork Mon Nov 8 09:06:59 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103951 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 5EC34A0C4B; Mon, 8 Nov 2021 10:07:41 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id E3BB141136; Mon, 8 Nov 2021 10:07:35 +0100 (CET) Received: from EUR03-VE1-obe.outbound.protection.outlook.com (mail-eopbgr50082.outbound.protection.outlook.com [40.107.5.82]) by mails.dpdk.org (Postfix) with ESMTP id D307D41122 for ; Mon, 8 Nov 2021 10:07:32 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=MjQvn8TdvsGMrhTLQb0szNCK3Mv3PahVN1CsoDOib6fiO9kHjTyqB5Xuu+Cj1HcMYY5Fy3qsrwxh1XSyvVENTKi9tuyvskxMtnQyoFwE6slAvcxpenRH8V5v9bqDSlzH1sJ4NJl5WkgN+dikTCX6quijZxjic5+PMJ8oOBzhc0d04Svbe8U/3rsvtTafHk9PTNkxRqvfNF95SrjFs2A4Jt68GhD9634EqQF2SDwETdUQbqf/ud4bkcALkeyuIF+m5qBX3MtpKgqGowqtmskUJ+eMdrEnJBnnFqE9ZR6vr6Zl3oyx8/OsGH9RZRgtjX6WRTDh5mWhmpmp6vn/zcN8vw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=garwEiR3T6CePzSud7jFo074pbsxkVTvPyyeqJKlPdI=; b=nyKu1eETzNBpK/+d1hX+PeWWofA1r1VveuUA4QSO/guHMHVSnXynlFmZJAbCf1DqengqUSTI4y+XQg6KLU6nusAmQl/D8MnBFs+duOiyfOqbKb2uMolf4kFnWRis1pSU5fl31yHgXaYT89e7PXYFokX1BdoXahZaOApyIKMJxqxd1rZyqybDHzaNw/aA+YTS4z3GxwiWAGIbzm85rIGG7zF+kVptq/N9c/3lYwPMlr17xfCPXyjqO0ey40KS9xGoIUi8/70ZvUDThwYWItb58A64ixugr9I/7SwoaS/zvhuoc8NfeTzyglAqZzORLXVSwqqc9ZOIxl9Wrw6jQvztYw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=garwEiR3T6CePzSud7jFo074pbsxkVTvPyyeqJKlPdI=; b=GxbO/g7x0AsP0e/NtcYgYyyPtb7VRKD8BKQ3rNbrsLbr3/spmJZFFFtfUyHxlB7W9wKeMK93Uuz57pl1RObMDZkfV19r6FjA/WhghBXleV3QRgou+/Xl99/CqeKtmVdtOUfhY0NSJxvPUv+vstPmZxkUxH8y1FXgO/o4+zuhcPU= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VE1PR04MB6495.eurprd04.prod.outlook.com (2603:10a6:803:11d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.13; Mon, 8 Nov 2021 09:07:31 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4669.016; Mon, 8 Nov 2021 09:07:31 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Mon, 8 Nov 2021 14:36:59 +0530 Message-Id: <20211108090704.3585175-3-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108090704.3585175-1-g.singh@nxp.com> References: <20211101085143.2472241-2-g.singh@nxp.com> <20211108090704.3585175-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11 via Frontend Transport; Mon, 8 Nov 2021 09:07:29 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: fcedd95f-39a0-48c3-38d6-08d9a29731c8 X-MS-TrafficTypeDiagnostic: VE1PR04MB6495: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:538; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: OqKR76e/QKQDWtvYk3QJ3pJkR7fUo2WZRIcGWkJz9khrqXgoOGfUxHdKPbwpV2W9P2CC3gVZa1Ukwq8FG/7vwqtM9v/zzmZuHqQrUJGmMr5+C5frOJodi9/CjujsAxyc03tSnJ3HzCrt24IO+2OuZdrBydISwyIb48RFZF9NC6yAgIcw25MLkJi41ycMnhcSSxCg7oZ476J+3RAQsoeTBIa5tmudSH+M8KEGuMPTt/eBr88MdMhbr13/cZ5rIZ9bX1SKgoBZcZqq9NjB8y0NVPC8h9vX7j5aMac4bzpD4Po0SwnaeGgpgJBK7Ofzv9pLSIzvQGnfDLvKdEneDSDnb+ZP3LSwin8u1fLnOUd7IopSkVuvqAQcc0wBxQyrFSsT9ftg8vy/R1oWuS/dC09M96Tq63DKJQbDjMUJ19NFovdWrMA3zaimk2owVeKmrSNSBFZuZfCXUatncehlizo7gszBjW7jk2U+EbsGRXyHWHjJXWbYyEMbdgj+kZ/J+lQZLNcGUv9iELeN1unGgU2R7ZjMLWW6HWIPiN0eIOIkkeTS4p0efMagN4mUdb6e1IO/pF71PIV5gWvMoL1eOY87feEPvxRXO4ZASBss9PD56NpBvKWzMnq8lVGJUDdq4zFjNuA7OhjJRnMRFDcG5xA8+FYzKRSYu4mjZWlmGAvrAsqXxzpcAolXOn5iC9SuZleDgfJa4R+4IXvekWSFXXqbN9jbjdWPCGX1mUxCJAhAFIQ= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(1006002)(8936002)(66556008)(5660300002)(6666004)(36756003)(26005)(55236004)(508600001)(2906002)(66476007)(38350700002)(38100700002)(30864003)(8676002)(83380400001)(6916009)(1076003)(52116002)(7696005)(316002)(4326008)(956004)(186003)(2616005)(66946007)(6486002)(86362001)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 4idDeEvTlyhD+668gK9CdoaoT0GmipnCzUbXr1j4MjjSi+monSgIRD2yHsTP7yYYhp6p9L772XMLKGx0lzGks0evbk7MhoXchNi6O499dCZ0UDz+6or/dXZOtogmdm+PnumJhjm+Dg8n/9WRD53ibQwlskQPVDZeyRqNc2ZCFZgC2aNClyaq8FogLA5VduMbEnjvr75yclgG6JIXy4VJcsrbnjYW/L3wOXjpQYM8x8zf+nsI38AjAzgrIsW9+V8Fn1vqwq2YXZMUyvPik3w0W2/Oez3gtwhVFeLg5ZkPQ5C8N2uCuvUHXQqThNS0FK+S32LzQby3Wxp0Si5QjUfnsGZC2vka7PriLlkjXxZI/T/hfd5ZA25M45ygSE3qX41q6gZ/cz8+D1wmjnIVETLschsbdjo8fXtmAbW9DmgfktD6oOmADoTi/jluwwlpE4VNo2z3f0geua+nmaFL993RjJgSDhnKIs1pKia9VNqHX3SQY+J9bYCCfaLcc0f7fw89jelxV8eC8Cu2LD7Vqms7xTtAS87/zph1pWf6uMfLfFPEPC8yBGegFb9+PpmPvsJN7EaNgWYXtJfLDdGjXZ6PsSj7tjgufxxANuUBY5Jw6i4zqwRDFVae3Vn99kBMMNV5bYvy3CL2SSZ+wtacYnHRk3h7Z5CVLYOGq/bdA/iUq5Rw7X59/m1Ab4kl/FqGyIImeOUNsQ21zhuEapmk/w9sm/5FDGwj9zLOzE0Nbjbsg7I/ykri3hyspzkDOgRVh8ABYUqyjHs5gSUZqwoiVqGsVOaW4MMj9wDB3UPWpgn1O0zjifKnqUs1hYwTvVOTJJl701Ap2JgLxRILTaxLASNYSaW8xDf6sPz1QRTZqkxaBdecqqmFijpDZRO02wtb1BQf+FWt+XkjHzfuXdNq/hoscQesq3BMDEXdFwgeAkoUI1II1HzTbPVak1OFBvkpVueUzrfC1D3h/N7tTBVRvjpqwRUFBhrO4jIG1w3EVGyPxtNOQt7N3XzS7aUI73WDhHZEkSi357XeR6Lki/wkDS18AXsHSJamquki9HTYOMV0ozYde4UlmkIVSZmPIP3ubDRRkjwT0wQZX06at6mQ0pStsGSFJ0HO/gAmyyfCMbv/9Z3tha69CiUQBsejFN8CQYnI3noLvIsPWiO77fCee6fLga+mQ2cAqc2CyBXwMsz3wfuNJ+ATxDiPS0l5EttppYfO2jDwWPPRTwy1m5jz71+EzwAZLn1iR69+UTg4U94cZqhJf8hIK6TaTbpDy/8ATf5WYAeasaVqBAYFLD3EyBWlffK1pY6B+whilIUgwILT9UzX8WqU0LC842B9v7qRCCQC3Ia8Eb/fOekVAsFDP2HRMAiEyYYJmoV6h8fWbIqs8H0dtKWHGBWwQSI+7SRiJmTr6UFP5NjLdLPXQgey23vDBfoAaY7FagiCcYeEIdOD2C6mvhl0LHyiwnqmmASgB6oOSoP3Ae+CzUSreINaDOApuvp81Dpeq9AsmafqcVc8dtx64ciGygC+O6i5w/2mBTVsh/4Y9/PTxDE5m8nrmldsyXN1QuV+iEgOiwxUsRWKHzc= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: fcedd95f-39a0-48c3-38d6-08d9a29731c8 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 09:07:31.0962 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: kAp9U9ozWyV/m0kn3JpluWXNUysH55F25C1oU7SrvEZAHO5L0oN2/5Wr2wGZLl4Q X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB6495 Subject: [dpdk-dev] [PATCH v3 2/7] dma/dpaa: add device probe and remove functionality X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch add device initialisation functionality. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 456 ++++++++++++++++++++++++++++++++++- drivers/dma/dpaa/dpaa_qdma.h | 236 ++++++++++++++++++ 2 files changed, 690 insertions(+), 2 deletions(-) create mode 100644 drivers/dma/dpaa/dpaa_qdma.h diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index 2ef3ee0c35..f958f78af5 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -3,17 +3,469 @@ */ #include +#include + +#include "dpaa_qdma.h" + +static inline int +ilog2(int x) +{ + int log = 0; + + x >>= 1; + + while (x) { + log++; + x >>= 1; + } + return log; +} + +static u32 +qdma_readl(void *addr) +{ + return QDMA_IN(addr); +} + +static void +qdma_writel(u32 val, void *addr) +{ + QDMA_OUT(addr, val); +} + +static void +*dma_pool_alloc(int size, int aligned, dma_addr_t *phy_addr) +{ + void *virt_addr; + + virt_addr = rte_malloc("dma pool alloc", size, aligned); + if (!virt_addr) + return NULL; + + *phy_addr = rte_mem_virt2iova(virt_addr); + + return virt_addr; +} + +static void +dma_pool_free(void *addr) +{ + rte_free(addr); +} + +static void +fsl_qdma_free_chan_resources(struct fsl_qdma_chan *fsl_chan) +{ + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + struct fsl_qdma_engine *fsl_qdma = fsl_chan->qdma; + struct fsl_qdma_comp *comp_temp, *_comp_temp; + int id; + + if (--fsl_queue->count) + goto finally; + + id = (fsl_qdma->block_base - fsl_queue->block_base) / + fsl_qdma->block_offset; + + while (rte_atomic32_read(&wait_task[id]) == 1) + rte_delay_us(QDMA_DELAY); + + list_for_each_entry_safe(comp_temp, _comp_temp, + &fsl_queue->comp_used, list) { + list_del(&comp_temp->list); + dma_pool_free(comp_temp->virt_addr); + dma_pool_free(comp_temp->desc_virt_addr); + rte_free(comp_temp); + } + + list_for_each_entry_safe(comp_temp, _comp_temp, + &fsl_queue->comp_free, list) { + list_del(&comp_temp->list); + dma_pool_free(comp_temp->virt_addr); + dma_pool_free(comp_temp->desc_virt_addr); + rte_free(comp_temp); + } + +finally: + fsl_qdma->desc_allocated--; +} + +static struct fsl_qdma_queue +*fsl_qdma_alloc_queue_resources(struct fsl_qdma_engine *fsl_qdma) +{ + struct fsl_qdma_queue *queue_head, *queue_temp; + int len, i, j; + int queue_num; + int blocks; + unsigned int queue_size[FSL_QDMA_QUEUE_MAX]; + + queue_num = fsl_qdma->n_queues; + blocks = fsl_qdma->num_blocks; + + len = sizeof(*queue_head) * queue_num * blocks; + queue_head = rte_zmalloc("qdma: queue head", len, 0); + if (!queue_head) + return NULL; + + for (i = 0; i < FSL_QDMA_QUEUE_MAX; i++) + queue_size[i] = QDMA_QUEUE_SIZE; + + for (j = 0; j < blocks; j++) { + for (i = 0; i < queue_num; i++) { + if (queue_size[i] > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || + queue_size[i] < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + goto fail; + } + queue_temp = queue_head + i + (j * queue_num); + + queue_temp->cq = + dma_pool_alloc(sizeof(struct fsl_qdma_format) * + queue_size[i], + sizeof(struct fsl_qdma_format) * + queue_size[i], &queue_temp->bus_addr); + + if (!queue_temp->cq) + goto fail; + + memset(queue_temp->cq, 0x0, queue_size[i] * + sizeof(struct fsl_qdma_format)); + + queue_temp->block_base = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + queue_temp->n_cq = queue_size[i]; + queue_temp->id = i; + queue_temp->count = 0; + queue_temp->pending = 0; + queue_temp->virt_head = queue_temp->cq; + + } + } + return queue_head; + +fail: + for (j = 0; j < blocks; j++) { + for (i = 0; i < queue_num; i++) { + queue_temp = queue_head + i + (j * queue_num); + dma_pool_free(queue_temp->cq); + } + } + rte_free(queue_head); + + return NULL; +} + +static struct +fsl_qdma_queue *fsl_qdma_prep_status_queue(void) +{ + struct fsl_qdma_queue *status_head; + unsigned int status_size; + + status_size = QDMA_STATUS_SIZE; + if (status_size > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || + status_size < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + return NULL; + } + + status_head = rte_zmalloc("qdma: status head", sizeof(*status_head), 0); + if (!status_head) + return NULL; + + /* + * Buffer for queue command + */ + status_head->cq = dma_pool_alloc(sizeof(struct fsl_qdma_format) * + status_size, + sizeof(struct fsl_qdma_format) * + status_size, + &status_head->bus_addr); + + if (!status_head->cq) { + rte_free(status_head); + return NULL; + } + + memset(status_head->cq, 0x0, status_size * + sizeof(struct fsl_qdma_format)); + status_head->n_cq = status_size; + status_head->virt_head = status_head->cq; + + return status_head; +} + +static int +fsl_qdma_halt(struct fsl_qdma_engine *fsl_qdma) +{ + void *ctrl = fsl_qdma->ctrl_base; + void *block; + int i, count = RETRIES; + unsigned int j; + u32 reg; + + /* Disable the command queue and wait for idle state. */ + reg = qdma_readl(ctrl + FSL_QDMA_DMR); + reg |= FSL_QDMA_DMR_DQD; + qdma_writel(reg, ctrl + FSL_QDMA_DMR); + for (j = 0; j < fsl_qdma->num_blocks; j++) { + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + for (i = 0; i < FSL_QDMA_QUEUE_NUM_MAX; i++) + qdma_writel(0, block + FSL_QDMA_BCQMR(i)); + } + while (true) { + reg = qdma_readl(ctrl + FSL_QDMA_DSR); + if (!(reg & FSL_QDMA_DSR_DB)) + break; + if (count-- < 0) + return -EBUSY; + rte_delay_us(100); + } + + for (j = 0; j < fsl_qdma->num_blocks; j++) { + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + + /* Disable status queue. */ + qdma_writel(0, block + FSL_QDMA_BSQMR); + + /* + * clear the command queue interrupt detect register for + * all queues. + */ + qdma_writel(0xffffffff, block + FSL_QDMA_BCQIDR(0)); + } + + return 0; +} + +static int +fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) +{ + struct fsl_qdma_queue *fsl_queue = fsl_qdma->queue; + struct fsl_qdma_queue *temp; + void *ctrl = fsl_qdma->ctrl_base; + void *block; + u32 i, j; + u32 reg; + int ret, val; + + /* Try to halt the qDMA engine first. */ + ret = fsl_qdma_halt(fsl_qdma); + if (ret) + return ret; + + for (j = 0; j < fsl_qdma->num_blocks; j++) { + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, j); + for (i = 0; i < fsl_qdma->n_queues; i++) { + temp = fsl_queue + i + (j * fsl_qdma->n_queues); + /* + * Initialize Command Queue registers to + * point to the first + * command descriptor in memory. + * Dequeue Pointer Address Registers + * Enqueue Pointer Address Registers + */ + + qdma_writel(lower_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQDPA_SADDR(i)); + qdma_writel(upper_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQEDPA_SADDR(i)); + qdma_writel(lower_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQEPA_SADDR(i)); + qdma_writel(upper_32_bits(temp->bus_addr), + block + FSL_QDMA_BCQEEPA_SADDR(i)); + + /* Initialize the queue mode. */ + reg = FSL_QDMA_BCQMR_EN; + reg |= FSL_QDMA_BCQMR_CD_THLD(ilog2(temp->n_cq) - 4); + reg |= FSL_QDMA_BCQMR_CQ_SIZE(ilog2(temp->n_cq) - 6); + qdma_writel(reg, block + FSL_QDMA_BCQMR(i)); + } + + /* + * Workaround for erratum: ERR010812. + * We must enable XOFF to avoid the enqueue rejection occurs. + * Setting SQCCMR ENTER_WM to 0x20. + */ + + qdma_writel(FSL_QDMA_SQCCMR_ENTER_WM, + block + FSL_QDMA_SQCCMR); + + /* + * Initialize status queue registers to point to the first + * command descriptor in memory. + * Dequeue Pointer Address Registers + * Enqueue Pointer Address Registers + */ + + qdma_writel( + upper_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQEEPAR); + qdma_writel( + lower_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQEPAR); + qdma_writel( + upper_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQEDPAR); + qdma_writel( + lower_32_bits(fsl_qdma->status[j]->bus_addr), + block + FSL_QDMA_SQDPAR); + /* Desiable status queue interrupt. */ + + qdma_writel(0x0, block + FSL_QDMA_BCQIER(0)); + qdma_writel(0x0, block + FSL_QDMA_BSQICR); + qdma_writel(0x0, block + FSL_QDMA_CQIER); + + /* Initialize the status queue mode. */ + reg = FSL_QDMA_BSQMR_EN; + val = ilog2(fsl_qdma->status[j]->n_cq) - 6; + reg |= FSL_QDMA_BSQMR_CQ_SIZE(val); + qdma_writel(reg, block + FSL_QDMA_BSQMR); + } + + reg = qdma_readl(ctrl + FSL_QDMA_DMR); + reg &= ~FSL_QDMA_DMR_DQD; + qdma_writel(reg, ctrl + FSL_QDMA_DMR); + + return 0; +} + +static void +dma_release(void *fsl_chan) +{ + ((struct fsl_qdma_chan *)fsl_chan)->free = true; + fsl_qdma_free_chan_resources((struct fsl_qdma_chan *)fsl_chan); +} + +static int +dpaa_qdma_init(struct rte_dma_dev *dmadev) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->data->dev_private; + struct fsl_qdma_chan *fsl_chan; + uint64_t phys_addr; + unsigned int len; + int ccsr_qdma_fd; + int regs_size; + int ret; + u32 i; + + fsl_qdma->desc_allocated = 0; + fsl_qdma->n_chans = VIRT_CHANNELS; + fsl_qdma->n_queues = QDMA_QUEUES; + fsl_qdma->num_blocks = QDMA_BLOCKS; + fsl_qdma->block_offset = QDMA_BLOCK_OFFSET; + + len = sizeof(*fsl_chan) * fsl_qdma->n_chans; + fsl_qdma->chans = rte_zmalloc("qdma: fsl chans", len, 0); + if (!fsl_qdma->chans) + return -1; + + len = sizeof(struct fsl_qdma_queue *) * fsl_qdma->num_blocks; + fsl_qdma->status = rte_zmalloc("qdma: fsl status", len, 0); + if (!fsl_qdma->status) { + rte_free(fsl_qdma->chans); + return -1; + } + + for (i = 0; i < fsl_qdma->num_blocks; i++) { + rte_atomic32_init(&wait_task[i]); + fsl_qdma->status[i] = fsl_qdma_prep_status_queue(); + if (!fsl_qdma->status[i]) + goto err; + } + + ccsr_qdma_fd = open("/dev/mem", O_RDWR); + if (unlikely(ccsr_qdma_fd < 0)) + goto err; + + regs_size = fsl_qdma->block_offset * (fsl_qdma->num_blocks + 2); + phys_addr = QDMA_CCSR_BASE; + fsl_qdma->ctrl_base = mmap(NULL, regs_size, PROT_READ | + PROT_WRITE, MAP_SHARED, + ccsr_qdma_fd, phys_addr); + + close(ccsr_qdma_fd); + if (fsl_qdma->ctrl_base == MAP_FAILED) + goto err; + + fsl_qdma->status_base = fsl_qdma->ctrl_base + QDMA_BLOCK_OFFSET; + fsl_qdma->block_base = fsl_qdma->status_base + QDMA_BLOCK_OFFSET; + + fsl_qdma->queue = fsl_qdma_alloc_queue_resources(fsl_qdma); + if (!fsl_qdma->queue) { + munmap(fsl_qdma->ctrl_base, regs_size); + goto err; + } + + for (i = 0; i < fsl_qdma->n_chans; i++) { + struct fsl_qdma_chan *fsl_chan = &fsl_qdma->chans[i]; + + fsl_chan->qdma = fsl_qdma; + fsl_chan->queue = fsl_qdma->queue + i % (fsl_qdma->n_queues * + fsl_qdma->num_blocks); + fsl_chan->free = true; + } + + ret = fsl_qdma_reg_init(fsl_qdma); + if (ret) { + munmap(fsl_qdma->ctrl_base, regs_size); + goto err; + } + + return 0; + +err: + rte_free(fsl_qdma->chans); + rte_free(fsl_qdma->status); + + return -1; +} static int dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, - __rte_unused struct rte_dpaa_device *dpaa_dev) + struct rte_dpaa_device *dpaa_dev) { + struct rte_dma_dev *dmadev; + int ret; + + dmadev = rte_dma_pmd_allocate(dpaa_dev->device.name, + rte_socket_id(), + sizeof(struct fsl_qdma_engine)); + if (!dmadev) + return -EINVAL; + + dpaa_dev->dmadev = dmadev; + + /* Invoke PMD device initialization function */ + ret = dpaa_qdma_init(dmadev); + if (ret) { + (void)rte_dma_pmd_release(dpaa_dev->device.name); + return ret; + } + + dmadev->state = RTE_DMA_DEV_READY; return 0; } static int -dpaa_qdma_remove(__rte_unused struct rte_dpaa_device *dpaa_dev) +dpaa_qdma_remove(struct rte_dpaa_device *dpaa_dev) { + struct rte_dma_dev *dmadev = dpaa_dev->dmadev; + struct fsl_qdma_engine *fsl_qdma = dmadev->data->dev_private; + int i = 0, max = QDMA_QUEUES * QDMA_BLOCKS; + + for (i = 0; i < max; i++) { + struct fsl_qdma_chan *fsl_chan = &fsl_qdma->chans[i]; + + if (fsl_chan->free == false) + dma_release(fsl_chan); + } + + rte_free(fsl_qdma->status); + rte_free(fsl_qdma->chans); + + (void)rte_dma_pmd_release(dpaa_dev->device.name); + return 0; } diff --git a/drivers/dma/dpaa/dpaa_qdma.h b/drivers/dma/dpaa/dpaa_qdma.h new file mode 100644 index 0000000000..c05620b740 --- /dev/null +++ b/drivers/dma/dpaa/dpaa_qdma.h @@ -0,0 +1,236 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright 2021 NXP + */ + +#ifndef _DPAA_QDMA_H_ +#define _DPAA_QDMA_H_ + +#include + +#define CORE_NUMBER 4 +#define RETRIES 5 + +#define FSL_QDMA_DMR 0x0 +#define FSL_QDMA_DSR 0x4 +#define FSL_QDMA_DEIER 0xe00 +#define FSL_QDMA_DEDR 0xe04 +#define FSL_QDMA_DECFDW0R 0xe10 +#define FSL_QDMA_DECFDW1R 0xe14 +#define FSL_QDMA_DECFDW2R 0xe18 +#define FSL_QDMA_DECFDW3R 0xe1c +#define FSL_QDMA_DECFQIDR 0xe30 +#define FSL_QDMA_DECBR 0xe34 + +#define FSL_QDMA_BCQMR(x) (0xc0 + 0x100 * (x)) +#define FSL_QDMA_BCQSR(x) (0xc4 + 0x100 * (x)) +#define FSL_QDMA_BCQEDPA_SADDR(x) (0xc8 + 0x100 * (x)) +#define FSL_QDMA_BCQDPA_SADDR(x) (0xcc + 0x100 * (x)) +#define FSL_QDMA_BCQEEPA_SADDR(x) (0xd0 + 0x100 * (x)) +#define FSL_QDMA_BCQEPA_SADDR(x) (0xd4 + 0x100 * (x)) +#define FSL_QDMA_BCQIER(x) (0xe0 + 0x100 * (x)) +#define FSL_QDMA_BCQIDR(x) (0xe4 + 0x100 * (x)) + +#define FSL_QDMA_SQEDPAR 0x808 +#define FSL_QDMA_SQDPAR 0x80c +#define FSL_QDMA_SQEEPAR 0x810 +#define FSL_QDMA_SQEPAR 0x814 +#define FSL_QDMA_BSQMR 0x800 +#define FSL_QDMA_BSQSR 0x804 +#define FSL_QDMA_BSQICR 0x828 +#define FSL_QDMA_CQMR 0xa00 +#define FSL_QDMA_CQDSCR1 0xa08 +#define FSL_QDMA_CQDSCR2 0xa0c +#define FSL_QDMA_CQIER 0xa10 +#define FSL_QDMA_CQEDR 0xa14 +#define FSL_QDMA_SQCCMR 0xa20 + +#define FSL_QDMA_SQICR_ICEN + +#define FSL_QDMA_CQIDR_CQT 0xff000000 +#define FSL_QDMA_CQIDR_SQPE 0x800000 +#define FSL_QDMA_CQIDR_SQT 0x8000 + +#define FSL_QDMA_BCQIER_CQTIE 0x8000 +#define FSL_QDMA_BCQIER_CQPEIE 0x800000 +#define FSL_QDMA_BSQICR_ICEN 0x80000000 +#define FSL_QDMA_BSQICR_ICST(x) ((x) << 16) +#define FSL_QDMA_CQIER_MEIE 0x80000000 +#define FSL_QDMA_CQIER_TEIE 0x1 +#define FSL_QDMA_SQCCMR_ENTER_WM 0x200000 + +#define FSL_QDMA_QUEUE_MAX 8 + +#define FSL_QDMA_BCQMR_EN 0x80000000 +#define FSL_QDMA_BCQMR_EI 0x40000000 +#define FSL_QDMA_BCQMR_EI_BE 0x40 +#define FSL_QDMA_BCQMR_CD_THLD(x) ((x) << 20) +#define FSL_QDMA_BCQMR_CQ_SIZE(x) ((x) << 16) + +#define FSL_QDMA_BCQSR_QF 0x10000 +#define FSL_QDMA_BCQSR_XOFF 0x1 +#define FSL_QDMA_BCQSR_QF_XOFF_BE 0x1000100 + +#define FSL_QDMA_BSQMR_EN 0x80000000 +#define FSL_QDMA_BSQMR_DI 0x40000000 +#define FSL_QDMA_BSQMR_DI_BE 0x40 +#define FSL_QDMA_BSQMR_CQ_SIZE(x) ((x) << 16) + +#define FSL_QDMA_BSQSR_QE 0x20000 +#define FSL_QDMA_BSQSR_QE_BE 0x200 +#define FSL_QDMA_BSQSR_QF 0x10000 + +#define FSL_QDMA_DMR_DQD 0x40000000 +#define FSL_QDMA_DSR_DB 0x80000000 + +#define FSL_QDMA_COMMAND_BUFFER_SIZE 64 +#define FSL_QDMA_DESCRIPTOR_BUFFER_SIZE 32 +#define FSL_QDMA_CIRCULAR_DESC_SIZE_MIN 64 +#define FSL_QDMA_CIRCULAR_DESC_SIZE_MAX 16384 +#define FSL_QDMA_QUEUE_NUM_MAX 8 + +#define FSL_QDMA_CMD_RWTTYPE 0x4 +#define FSL_QDMA_CMD_LWC 0x2 + +#define FSL_QDMA_CMD_RWTTYPE_OFFSET 28 +#define FSL_QDMA_CMD_NS_OFFSET 27 +#define FSL_QDMA_CMD_DQOS_OFFSET 24 +#define FSL_QDMA_CMD_WTHROTL_OFFSET 20 +#define FSL_QDMA_CMD_DSEN_OFFSET 19 +#define FSL_QDMA_CMD_LWC_OFFSET 16 + +#define QDMA_CCDF_STATUS 20 +#define QDMA_CCDF_OFFSET 20 +#define QDMA_CCDF_MASK GENMASK(28, 20) +#define QDMA_CCDF_FOTMAT BIT(29) +#define QDMA_CCDF_SER BIT(30) + +#define QDMA_SG_FIN BIT(30) +#define QDMA_SG_EXT BIT(31) +#define QDMA_SG_LEN_MASK GENMASK(29, 0) + +#define QDMA_BIG_ENDIAN 1 +#define COMP_TIMEOUT 100000 +#define COMMAND_QUEUE_OVERFLLOW 10 + +/* qdma engine attribute */ +#define QDMA_QUEUE_SIZE 64 +#define QDMA_STATUS_SIZE 64 +#define QDMA_CCSR_BASE 0x8380000 +#define VIRT_CHANNELS 32 +#define QDMA_BLOCK_OFFSET 0x10000 +#define QDMA_BLOCKS 4 +#define QDMA_QUEUES 8 +#define QDMA_DELAY 1000 + +#ifdef QDMA_BIG_ENDIAN +#define QDMA_IN(addr) be32_to_cpu(rte_read32(addr)) +#define QDMA_OUT(addr, val) rte_write32(be32_to_cpu(val), addr) +#define QDMA_IN_BE(addr) rte_read32(addr) +#define QDMA_OUT_BE(addr, val) rte_write32(val, addr) +#else +#define QDMA_IN(addr) rte_read32(addr) +#define QDMA_OUT(addr, val) rte_write32(val, addr) +#define QDMA_IN_BE(addr) be32_to_cpu(rte_write32(addr)) +#define QDMA_OUT_BE(addr, val) rte_write32(be32_to_cpu(val), addr) +#endif + +#define FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma_engine, x) \ + (((fsl_qdma_engine)->block_offset) * (x)) + +typedef void (*dma_call_back)(void *params); + +/* qDMA Command Descriptor Formats */ +struct fsl_qdma_format { + __le32 status; /* ser, status */ + __le32 cfg; /* format, offset */ + union { + struct { + __le32 addr_lo; /* low 32-bits of 40-bit address */ + u8 addr_hi; /* high 8-bits of 40-bit address */ + u8 __reserved1[2]; + u8 cfg8b_w1; /* dd, queue */ + }; + __le64 data; + }; +}; + +/* qDMA Source Descriptor Format */ +struct fsl_qdma_sdf { + __le32 rev3; + __le32 cfg; /* rev4, bit[0-11] - ssd, bit[12-23] sss */ + __le32 rev5; + __le32 cmd; +}; + +/* qDMA Destination Descriptor Format */ +struct fsl_qdma_ddf { + __le32 rev1; + __le32 cfg; /* rev2, bit[0-11] - dsd, bit[12-23] - dss */ + __le32 rev3; + __le32 cmd; +}; + +enum dma_status { + DMA_COMPLETE, + DMA_IN_PROGRESS, + DMA_IN_PREPAR, + DMA_PAUSED, + DMA_ERROR, +}; + +struct fsl_qdma_chan { + struct fsl_qdma_engine *qdma; + struct fsl_qdma_queue *queue; + bool free; + struct list_head list; +}; + +struct fsl_qdma_list { + struct list_head dma_list; +}; + +struct fsl_qdma_queue { + struct fsl_qdma_format *virt_head; + struct list_head comp_used; + struct list_head comp_free; + dma_addr_t bus_addr; + u32 n_cq; + u32 id; + u32 count; + u32 pending; + struct fsl_qdma_format *cq; + void *block_base; +}; + +struct fsl_qdma_comp { + dma_addr_t bus_addr; + dma_addr_t desc_bus_addr; + void *virt_addr; + int index; + void *desc_virt_addr; + struct fsl_qdma_chan *qchan; + dma_call_back call_back_func; + void *params; + struct list_head list; +}; + +struct fsl_qdma_engine { + int desc_allocated; + void *ctrl_base; + void *status_base; + void *block_base; + u32 n_chans; + u32 n_queues; + int error_irq; + struct fsl_qdma_queue *queue; + struct fsl_qdma_queue **status; + struct fsl_qdma_chan *chans; + u32 num_blocks; + u8 free_block_id; + u32 vchan_map[4]; + int block_offset; +}; + +static rte_atomic32_t wait_task[CORE_NUMBER]; + +#endif /* _DPAA_QDMA_H_ */ From patchwork Mon Nov 8 09:07:00 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103952 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 4CA02A0C4B; Mon, 8 Nov 2021 10:07:48 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 33C944113C; Mon, 8 Nov 2021 10:07:37 +0100 (CET) Received: from EUR03-VE1-obe.outbound.protection.outlook.com (mail-eopbgr50077.outbound.protection.outlook.com [40.107.5.77]) by mails.dpdk.org (Postfix) with ESMTP id F0B9C41124 for ; Mon, 8 Nov 2021 10:07:33 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=W1cHdlhWtlGIeCiMGhciEN2JQE/floR+ofuqMmPZDJxs5ZTzgKATVlANBb3qf00Vi+4g9Rbe74DtjHJ71zSXEshm5VBn1MRo0eB8owriXw47wmuDYFZo41E5I7DtNL8giNfRSPCwROxMrZqMYez0ZJv8QaGo5Gf2W8a/g+of+R5ni/UImwNGEUtPY+Rt2be1Wr78pTjFXHiqy5lcrw2lrGPl0pvP7tM2xarDngVWhkIRNpvLZ3HW6ZI5mNurK77qhOTIThtqLTEQlB3582BUzUj6Og9OsFq1HJWCTdl4YNSF62Rf65YgFXfoCfgC3qZ+vjyWjsX8i19tdJTrHy3VIA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=emllWLl8Gc8txl0g0GWUAZ7X31yHRtvd9AoYFjDvvGE=; b=B/aNSOnHY4Ja5bPIHjJryzfiNnAJA4CojtDG/JjEVI8DrfDImRv62mkScXOE0CDiZZDHvGl+sixrXzdHUIbosCIxnM8mCEq9so/yO8gv4Ftuz87CHqcaM4ALGXO/fMEPIUE74YkBwzMIlydtT7I0XI69696bLkpYK0y8s5vmzDbB4RVRqz51VCrQcLz4XHwzck1ByxcX8DVhP80qPr36cEFs/JNsxjd7HRe5Jiv2YT8L3jvf5kn/jTzV7LdERTyhapj75+tSgSNAa94NzOdo/VyYFud9E9HOVxgKTvhXtzDdTOXEko4EcEzBaIEjZzh1ZT0PTsC7ANt5UNUz+0NynQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=emllWLl8Gc8txl0g0GWUAZ7X31yHRtvd9AoYFjDvvGE=; b=c3kOJjxwVJFeR5bzWdUbg+dI88uks+PifsY0QC9vFahOriivyZozKkQ2wgytseodaRmRvzwo8AEgLELTKaAV/insHmLsfMv4zH7L/c6CBL8hD3TjCJQcuWXZ06hcRYFnoo+fn5pP7/GAuV0PLZ81pUiH+PT7+BN5+JVBZyPEA4M= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VE1PR04MB6495.eurprd04.prod.outlook.com (2603:10a6:803:11d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.13; Mon, 8 Nov 2021 09:07:33 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4669.016; Mon, 8 Nov 2021 09:07:33 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Mon, 8 Nov 2021 14:37:00 +0530 Message-Id: <20211108090704.3585175-4-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108090704.3585175-1-g.singh@nxp.com> References: <20211101085143.2472241-2-g.singh@nxp.com> <20211108090704.3585175-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11 via Frontend Transport; Mon, 8 Nov 2021 09:07:31 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e3ebfafe-9187-4285-f59e-08d9a29732f3 X-MS-TrafficTypeDiagnostic: VE1PR04MB6495: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:3826; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: pQ7TxJAr5Sfef9RUt8NudNZLQBiflOg9r+w1Bow8qmoKR0qsihRMN1AE5jnj5m63Cpnlsz3GBVRtNJZcEwTsHxgTVAuSkiAoBOoOWm3YyZBvLAIzCX1dgKRur4hQ/FVE6e1VYzsbYWlWQFi1fhIx+2QoLepaTSiRwL/FUi9BlbRYRpmuIU/25R7zqhcA6LYx+EW4sK3PDgIve6vrF2N5yvefj9KX1c4X99BdZs5Hrf81NM5HYh2uuBgAWlqlhIy0t+TggMU0Mn9R4me5pnq/6pWeOWoLETMSsyw8DfCH90Jrm5yOqLS1TJqOodzEryA0q+bhO0+oDN3oLhOMFCdW0qInYwkuoRD2PLVx62ysFZ8u2hk5RWmwKHZKlQRrOiw5DYXbKsoPdT8xqQc5YsHJciK1eukUqT7ElcyDsTyK/UnQ1/ur84o85o3Y9LoOMEmv/1OI4aq3u2fRNXd4IFQWbnZHqZoRydSQ+QWUzecC5traoT9UB3eH6EbF/9FvjcHgVqJ7gTO4kPinOfWDxB/ksgAYfrnDXzcfeLbzTxyte3hbbDwpX+L8uHm3imOOxhnp9Ox2rF36MOg7HWQIVU3b3Wq9BU/BvfVa8pKoiTnwvxWqoTTUj6bV6oHbxKpm3w8l9rv1hmcy9zZiVP2IPOQlvntAzDMFRlJ3DehUWt7IzyEmtiCAa/9r2PofTJyU9UdV7Ej7rVKxaPacGBSZPHT8+e56X3CE1hJP7BBUqLKNzeA= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(1006002)(8936002)(66556008)(5660300002)(6666004)(36756003)(26005)(55236004)(508600001)(2906002)(66476007)(38350700002)(38100700002)(8676002)(83380400001)(6916009)(1076003)(52116002)(7696005)(316002)(4326008)(956004)(186003)(2616005)(66946007)(6486002)(86362001)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 3Jb0xbBwCmpGzzUcVjy+tn0+R6UL6oluoijFZaw9F5ViMb6pn8KDT3lGvXR3Gm0j6ksOmb1rJoLG74fBKCkSIUfPXqwTW+Z2KrjUPHbhkStYoHP89tBUyzzkknMviCYFFZaIAZwPS51rB+Q+ZjVKuTQj+vv3jLY20XxNHzJmXjR62ZUL+0oNTOBcfOAdX763MkwhSTFJUijbLIg2RDXdJhquMqnOiPAmxREVlBi8Nv/EFItDxmHN7lXPB7CiZev2kuGR3NDRHk9Txa62odoIGpmqiFplEZ+Ba7uR7/3SI6F/j7bxmAlOQ/xdaY6dNWhMe2u1lzVdhP1nkMB2s9sKOtQIyxY7CJWg+d4orcSaLYBwKzPVznokkot8GEv7pnk52yn+84KPwJXQ8J7OG6J0GhIGQWksz0wbw71z98HDAKdNrQTsG2r/wYtB5O2IKzSS3+V4012UPJjf67xpkR2htMX4YyvGyF+b+vvqo5xRFLmUiU7WgDSjWz6EmEFFpLIN90SP1iGHcppwqNNw91ZtU7hFNkZXBQUaYvbivs4zHbrn1Ov3lbEnEgAI+snOgpiD1B3V59RqatCwMr3GFEIsyU1JUVvde0hGBA0PdU86KHLgllOLy7pfRrtce24LjqLle5w+mt0bA4EeyZ3xWBnBYFl8miPyyA81YvY8e91pj5LneKd0DPJiHQTQnnzMmIpcCR1iSBXf/QXUKdnhawBxzpe25+Y5K+T6l8Cl+W1XqkxDbt2lrBfE+89J5kNp2MADa3Y+Gfi8jaXRDj+2CjJjXTk4sIv0/qUD8cMHPLow0RxTc16TM7M40XMFukalx9KPBNKcSfPu8c2afgDg0seZucbQ7UmYbZ0Jkknnhg2eTGXvoVh6+MlW2fIZEssuYh7CY2CSllWPHTSh3OFoDxFbvgQbXVfLlpXz7YLkxgYNLLUAazahPhSYHoWrTCNpwJpJizVyuOqf3x7T+zRiyhlSltRi3Bpe9KY4y6Kx9ar7sFZgyBNNX+PYnGT3J4E2nHbg8q7ZLMQnQkzvZkdeKO8NsKtNp24t6BTBEwggWvkg54LBu+Oe9yxWmyWi/HTR1UMB2eVRpi4pQnbLm041TLl1temJYFJnnII3hqUljguHAtA8yIaPK4tqOJU15Y/5h0qomP/YE6eYnJyZjwLF9gVOm84xPO7QmXYCgdc4OspiqDJFFLJ0UW+Mx8uDakd6BhQ3w39sWUdZb1VMATDNUSlOxnLBhdDYGGuJDXH7uv05riGbmYYK6Mfa6v6TypFbpn4hdS2QuOa3Em41T8goKBNhvaUZ7kE72NMiQDOX6sVdPrCTR4oLsjLkQZEePCKiNnlYZ/ZwaJBPftsSwT8xtSMAg0sr50c4hhEFiwaNAoMD4CrM0v8gge8BJsTeXXGGs8RgIdYQXXjeplea+1Yxz1fTzORPsHWxTtmq78HxwyYE9zBbvOpip3spezZ8J3UyQ8EcXMEJj4OjZXmx+v1baAO64js3K5GRSFYZTvJnW421wtVqVDB0/rKBjEBGMrOU15Z7p2JbOEcsLIkJa+ScdHaS0OwvZagQqdItCr6SxJmUGd0= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e3ebfafe-9187-4285-f59e-08d9a29732f3 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 09:07:33.0625 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: rly3GVZTUvKPr8n6PMhkco5bAEGLtAPlN06aJCOE8PBNYiVghL4Xc9cOcXzIkexz X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB6495 Subject: [dpdk-dev] [PATCH v3 3/7] dma/dpaa: add driver logs X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch supports DPAA DMA driver logs. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 22 ++++++++++++--- drivers/dma/dpaa/dpaa_qdma_logs.h | 46 +++++++++++++++++++++++++++++++ 2 files changed, 64 insertions(+), 4 deletions(-) create mode 100644 drivers/dma/dpaa/dpaa_qdma_logs.h diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index f958f78af5..c3255dc0c7 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -6,6 +6,7 @@ #include #include "dpaa_qdma.h" +#include "dpaa_qdma_logs.h" static inline int ilog2(int x) @@ -114,6 +115,7 @@ static struct fsl_qdma_queue for (i = 0; i < queue_num; i++) { if (queue_size[i] > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || queue_size[i] < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + DPAA_QDMA_ERR("Get wrong queue-sizes.\n"); goto fail; } queue_temp = queue_head + i + (j * queue_num); @@ -163,6 +165,7 @@ fsl_qdma_queue *fsl_qdma_prep_status_queue(void) status_size = QDMA_STATUS_SIZE; if (status_size > FSL_QDMA_CIRCULAR_DESC_SIZE_MAX || status_size < FSL_QDMA_CIRCULAR_DESC_SIZE_MIN) { + DPAA_QDMA_ERR("Get wrong status_size.\n"); return NULL; } @@ -250,8 +253,10 @@ fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) /* Try to halt the qDMA engine first. */ ret = fsl_qdma_halt(fsl_qdma); - if (ret) + if (ret) { + DPAA_QDMA_ERR("DMA halt failed!"); return ret; + } for (j = 0; j < fsl_qdma->num_blocks; j++) { block = fsl_qdma->block_base + @@ -375,8 +380,10 @@ dpaa_qdma_init(struct rte_dma_dev *dmadev) } ccsr_qdma_fd = open("/dev/mem", O_RDWR); - if (unlikely(ccsr_qdma_fd < 0)) + if (unlikely(ccsr_qdma_fd < 0)) { + DPAA_QDMA_ERR("Can not open /dev/mem for qdma CCSR map"); goto err; + } regs_size = fsl_qdma->block_offset * (fsl_qdma->num_blocks + 2); phys_addr = QDMA_CCSR_BASE; @@ -385,8 +392,11 @@ dpaa_qdma_init(struct rte_dma_dev *dmadev) ccsr_qdma_fd, phys_addr); close(ccsr_qdma_fd); - if (fsl_qdma->ctrl_base == MAP_FAILED) + if (fsl_qdma->ctrl_base == MAP_FAILED) { + DPAA_QDMA_ERR("Can not map CCSR base qdma: Phys: %08" PRIx64 + "size %d\n", phys_addr, regs_size); goto err; + } fsl_qdma->status_base = fsl_qdma->ctrl_base + QDMA_BLOCK_OFFSET; fsl_qdma->block_base = fsl_qdma->status_base + QDMA_BLOCK_OFFSET; @@ -408,6 +418,7 @@ dpaa_qdma_init(struct rte_dma_dev *dmadev) ret = fsl_qdma_reg_init(fsl_qdma); if (ret) { + DPAA_QDMA_ERR("Can't Initialize the qDMA engine.\n"); munmap(fsl_qdma->ctrl_base, regs_size); goto err; } @@ -431,8 +442,10 @@ dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, dmadev = rte_dma_pmd_allocate(dpaa_dev->device.name, rte_socket_id(), sizeof(struct fsl_qdma_engine)); - if (!dmadev) + if (!dmadev) { + DPAA_QDMA_ERR("Unable to allocate dmadevice"); return -EINVAL; + } dpaa_dev->dmadev = dmadev; @@ -478,3 +491,4 @@ static struct rte_dpaa_driver rte_dpaa_qdma_pmd = { }; RTE_PMD_REGISTER_DPAA(dpaa_qdma, rte_dpaa_qdma_pmd); +RTE_LOG_REGISTER_DEFAULT(dpaa_qdma_logtype, INFO); diff --git a/drivers/dma/dpaa/dpaa_qdma_logs.h b/drivers/dma/dpaa/dpaa_qdma_logs.h new file mode 100644 index 0000000000..01d4a508fc --- /dev/null +++ b/drivers/dma/dpaa/dpaa_qdma_logs.h @@ -0,0 +1,46 @@ +/* SPDX-License-Identifier: BSD-3-Clause + * Copyright 2021 NXP + */ + +#ifndef __DPAA_QDMA_LOGS_H__ +#define __DPAA_QDMA_LOGS_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +extern int dpaa_qdma_logtype; + +#define DPAA_QDMA_LOG(level, fmt, args...) \ + rte_log(RTE_LOG_ ## level, dpaa_qdma_logtype, "dpaa_qdma: " \ + fmt "\n", ## args) + +#define DPAA_QDMA_DEBUG(fmt, args...) \ + rte_log(RTE_LOG_DEBUG, dpaa_qdma_logtype, "dpaa_qdma: %s(): " \ + fmt "\n", __func__, ## args) + +#define DPAA_QDMA_FUNC_TRACE() DPAA_QDMA_DEBUG(">>") + +#define DPAA_QDMA_INFO(fmt, args...) \ + DPAA_QDMA_LOG(INFO, fmt, ## args) +#define DPAA_QDMA_ERR(fmt, args...) \ + DPAA_QDMA_LOG(ERR, fmt, ## args) +#define DPAA_QDMA_WARN(fmt, args...) \ + DPAA_QDMA_LOG(WARNING, fmt, ## args) + +/* DP Logs, toggled out at compile time if level lower than current level */ +#define DPAA_QDMA_DP_LOG(level, fmt, args...) \ + RTE_LOG_DP(level, PMD, "dpaa_qdma: " fmt "\n", ## args) + +#define DPAA_QDMA_DP_DEBUG(fmt, args...) \ + DPAA_QDMA_DP_LOG(DEBUG, fmt, ## args) +#define DPAA_QDMA_DP_INFO(fmt, args...) \ + DPAA_QDMA_DP_LOG(INFO, fmt, ## args) +#define DPAA_QDMA_DP_WARN(fmt, args...) \ + DPAA_QDMA_DP_LOG(WARNING, fmt, ## args) + +#ifdef __cplusplus +} +#endif + +#endif /* __DPAA_QDMA_LOGS_H__ */ From patchwork Mon Nov 8 09:07:01 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103953 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C87A8A0C4B; Mon, 8 Nov 2021 10:07:56 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id AB48D41120; Mon, 8 Nov 2021 10:07:40 +0100 (CET) Received: from EUR03-VE1-obe.outbound.protection.outlook.com (mail-eopbgr50065.outbound.protection.outlook.com [40.107.5.65]) by mails.dpdk.org (Postfix) with ESMTP id 130A04113A for ; Mon, 8 Nov 2021 10:07:36 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=nUprzpdZqPJaDBWQZRov/qvtxLBbGWRkpx8Gb+2kF+bHwS5WbU2a5VsL1aAd6AJVzPNSHOtN13V2QflBFxhKBhntroz7ewFdtMnEvC6IGd5B2zbp9ZMYUkM+JkyQPuvxy+XhfPvQiCLtHWyBw5+3pt7W0Vm6UPTFQFWln1sRGLcA4V1xf/PGz1ZypHmrcY8XswAj/+7sDPMPJlfiELPmaZH7ySroxo6HTF3l6Hp73KtgeXmQbylJ6TfSInnswJlVEPFsaMd5dM2noW848kczTij6W2n5kVtwZYQBo07qkv891GawQPzJ07OyVUpiO1oIv5UwSKsQXZz/Z44kmjQV/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=wsoLu2PL226AIUi7WWksGB/ct6gznHPGCEHOSa3hcyo=; b=hTurwLfazUM5aiiYfdIVtrzuNT1tqQj0SeLD2SbHKmEr9UjuU2v2PMobvKxjOnM46o6s6sfKYvLQBiaedGzuRKre1Zi9NBbo9kZQrsIf7zSMwizrIXcSPCp3Lql2tT4xqFMHwo8OvCle7DdUtYH20MWO6Ns8r/nVNVMYdshzdVfBSWevJZpKW5nv9SToJRkHu1rijTSU6gdBqNKpIIKp94IrfZ6pDbhqiN+jUYxoKl+6MRXuZOjY9SaYMoMUpHtNEj19RQfeQmKqdXIAaYKKPWo2CRhxRDkOIXlu6R/Nf8Gw8NgUONpNBCClDcCYq7x//cYZAyXdXpZYCOOd6/gpvw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wsoLu2PL226AIUi7WWksGB/ct6gznHPGCEHOSa3hcyo=; b=qsv03sPaT/L+p8TYr/t1/s7JVFBqQaK3uZEbEurykkCct9zHxaNQCvfrFdvkQvtOk8xdKp91jpl9oR+bWCjmnDJNrGvCBecCSUY3Ndm/L69EQG2Bsz3o67hPnHr5yaYLlHwzr8W0H0XAB2izcDWjBAMU/1myEUJ8yPvvL3Lyb2E= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VE1PR04MB6495.eurprd04.prod.outlook.com (2603:10a6:803:11d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.13; Mon, 8 Nov 2021 09:07:35 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4669.016; Mon, 8 Nov 2021 09:07:35 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Mon, 8 Nov 2021 14:37:01 +0530 Message-Id: <20211108090704.3585175-5-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108090704.3585175-1-g.singh@nxp.com> References: <20211101085143.2472241-2-g.singh@nxp.com> <20211108090704.3585175-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11 via Frontend Transport; Mon, 8 Nov 2021 09:07:33 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 1af7620f-f4b5-4646-9bc3-08d9a2973420 X-MS-TrafficTypeDiagnostic: VE1PR04MB6495: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:2958; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: jvlWKm0rlnDR4j7kdkZRNsVYmvZhMxuGl5j42Qks03csKAKV5sP0fyRIFI2rgHAymervjr+OFQjBxqKcyJi4nWEF/f173Kbj8x0XqEuPXSEiJhoBLiE89M6KIN+0RFBXiiwCFiWFcuwpFOMjyXhIdyc7PqosoO2lJFqyISe+HDe3drwT+qpB9jo9jE07OUX1oIG+DRw4QIWkWUMny8X/ybmlTNZUR4U20TvaZdnRqq2HAVB2rtcFFrbHe2NT9MP3UK8aABqM4gqsGiwtCtP7bO5P92kzegHzue+novQieFZhx8k9C3hw/mA67TJhD+YXX4RWOu7Tx4k8Z5fkC6D+JIMFiH72+eRoch8B4jKhVPeV/fBrlVOPQQiRAHa9WRh0IZNuD+ksAHXIn7XJV7WNjldFZT2xkCZSgjqzA3Hks1hbPje1Wf4mVHIiMw3UBGKrMJwQul1himH0+PQlwMbvrQOyeoqylKmf/qed2QbelO/qV+fqCxdRFdZfRkXhQAzu0/XqgbwmgVsAHZyM2U2Ro5EpbYpPpvQ1j20BhFo/HJh0rzaFTCOZSz4bgMY+sSYeGMG6YrJNdu2pNv7u7exhfO2pia6kX8BHdQJmhf/R2kRoTRMavYAkgaF0jAGcjjdtQkpqw/11RLlB0VrQg5MCIADxc+eFeYBHEaW2nf5MHRKE5yIsOnUmDK+5GH8+LEFbOm4hxPORJ9za0StqC4uHeDPUMEQftkq5XbgmqXa4gcM= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(1006002)(8936002)(66556008)(5660300002)(6666004)(36756003)(26005)(55236004)(508600001)(2906002)(66476007)(38350700002)(38100700002)(8676002)(83380400001)(6916009)(1076003)(52116002)(7696005)(316002)(4326008)(956004)(186003)(2616005)(66946007)(6486002)(86362001)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: f7rOvsyLx/0Q8vbJHZ4TRO/HflYtOnIuJT1bkGb9d0Llrq1UvZkw3ySh40cMq1DUEylb4K5lO9i3DzLMxRKLPUzVkyRfuikCtqDj/t5fArEE0BcdSzHqHWkhe0LawCBQgAn9E2JgCPnKkPLUSAqE5tOZrP4G5l+ju2t2BR9fW0+0TmuztERMKN7gAwCKrKGWQMMyMqwtsFDRmTDkCa1cBatD8kyY3zzpnXZ/gGYAfJ19iKqnrJMeDQD6bHWemLPZ+rddAEWDKJSiWEiNF0IVdydR9JJex30DFmQxjNVdNgwqGd+tw3FuKTRn9HKYvbjcEJoMofu6L1q3UOdJA1X3zLQt5rf66bJWnmyPGuwm28FlKuP6XR1FU9KrIR3yhzlG5dsuOdHnvABbNq0cI+aQPMyCYDh48g81u1LEtchoIOtt+MeKXgXrld+cj2pC01lS73hkYNaQAd/03pUQgLtGRbmg+CXslJK8uVhZb5uhuJ8B31kkO/trlEMkmhEVcovG/Qgq1HHyiTvotpqdZ1DjiFZYIkRAfeF8/88AmovRNWnM8XQunwNP5CItW5gD7xOuZ/gvo3EqECGz2qTawfPxrqvyrcrmY7BQebNADR4KMf7nM0TBQJJeEnRl5AYh2BlBbNsmPPzYKFZCJQZ0pPgrt5z3S/bxjQcziKDBVPe0oZ1V3HEUGjMwlbVwCX3C38vPfCSJlIZonzDFlTxFRKuyYsYhOcC4/TF71KNNmU78HR/YrLgmSam0+IblFr9f1FJLR/EOwEpVAOu2Qx9hBxSQqW1X5G9vRpw+oBAIxZV9FRl3lg59PRVB6KCK2DiDDmM4v40Qqh4o8RUxJfPjVqFW6HfeWXb/qtQTrmbIUucJOfKTJ4tJG1qnDe+F7+WEQefEChYANxN73Jxh28VVJSv1i2qQj31eGzanWBKblZ2SHyj5qr5BS0jtjvSex2eKbCW9Q0AQ9kRNVPfYermjJA++CvZaS6IC6PtRzuP2FwRw1Idt6nwCIhFV+KI7VblykVZgD/21cyt8SoluytyjW8r67UeiV6WSwajjcu+O+VMFyu7kO5YM44/WAX/x5PfINYabIHZJp8eKTzJLzylpVJj/ily/phPMz+FgdFs+f3PTSfVCMX/c3pOckjwOCjbDh/LSZS1YOBSiv6ZBviELcBSWc0Gckx8XXzYqPGDAF2BB8cCqQOFBMmVszA29cNwtS/vwq4NTnVqed1LgwHs7Bo0IhA4WqhL9rdlxoVAoVes8f4VM8fO4qoGWvVOGsB+/LXCAR9OU4QyA/NsNHdK/6FAnbPTFWeYIHicUDeFj4pVo3c4SronGCh6rWChV81igRGL3cj8nPhuwIYXPRspJVlVpTZvfTcYmBgi2gwPJ7tv6iuGDYyTibEiSXD6A12uGiRpd2rH5PnfO3iTf46Y+nJ7dj2ioa4OHwBfYoTO4MXqx033QnunH+1+jiJLac9enW8TWgUV3NsqQJjClXEeWZuAmWelR5+ie+ysrQNha0Z0bpdcfKxioMOL5n050iNBRMsDIZTfvh49EVjvAjtxjMaTIsBS/fzuzDYVH0hiDiG7zxS8= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1af7620f-f4b5-4646-9bc3-08d9a2973420 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 09:07:35.0558 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: yTHZZsPYJ8S7KYerpdw3QdorbtpYtu4zuPwkuQDLuuSi8axOvHarNBd5DDzTjBoC X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB6495 Subject: [dpdk-dev] [PATCH v3 4/7] dma/dpaa: support basic operations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch support basic DMA operations which includes device capability and channel setup. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 204 +++++++++++++++++++++++++++++++++++ drivers/dma/dpaa/dpaa_qdma.h | 6 ++ 2 files changed, 210 insertions(+) diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index c3255dc0c7..e59cd36872 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -8,6 +8,19 @@ #include "dpaa_qdma.h" #include "dpaa_qdma_logs.h" +static inline void +qdma_desc_addr_set64(struct fsl_qdma_format *ccdf, u64 addr) +{ + ccdf->addr_hi = upper_32_bits(addr); + ccdf->addr_lo = rte_cpu_to_le_32(lower_32_bits(addr)); +} + +static inline void +qdma_csgf_set_len(struct fsl_qdma_format *csgf, int len) +{ + csgf->cfg = rte_cpu_to_le_32(len & QDMA_SG_LEN_MASK); +} + static inline int ilog2(int x) { @@ -91,6 +104,77 @@ fsl_qdma_free_chan_resources(struct fsl_qdma_chan *fsl_chan) fsl_qdma->desc_allocated--; } +/* + * Pre-request command descriptor and compound S/G for enqueue. + */ +static int +fsl_qdma_pre_request_enqueue_comp_sd_desc( + struct fsl_qdma_queue *queue, + int size, int aligned) +{ + struct fsl_qdma_comp *comp_temp, *_comp_temp; + struct fsl_qdma_sdf *sdf; + struct fsl_qdma_ddf *ddf; + struct fsl_qdma_format *csgf_desc; + int i; + + for (i = 0; i < (int)(queue->n_cq + COMMAND_QUEUE_OVERFLLOW); i++) { + comp_temp = rte_zmalloc("qdma: comp temp", + sizeof(*comp_temp), 0); + if (!comp_temp) + return -ENOMEM; + + comp_temp->virt_addr = + dma_pool_alloc(size, aligned, &comp_temp->bus_addr); + if (!comp_temp->virt_addr) { + rte_free(comp_temp); + goto fail; + } + + comp_temp->desc_virt_addr = + dma_pool_alloc(size, aligned, &comp_temp->desc_bus_addr); + if (!comp_temp->desc_virt_addr) { + rte_free(comp_temp->virt_addr); + rte_free(comp_temp); + goto fail; + } + + memset(comp_temp->virt_addr, 0, FSL_QDMA_COMMAND_BUFFER_SIZE); + memset(comp_temp->desc_virt_addr, 0, + FSL_QDMA_DESCRIPTOR_BUFFER_SIZE); + + csgf_desc = (struct fsl_qdma_format *)comp_temp->virt_addr + 1; + sdf = (struct fsl_qdma_sdf *)comp_temp->desc_virt_addr; + ddf = (struct fsl_qdma_ddf *)comp_temp->desc_virt_addr + 1; + /* Compound Command Descriptor(Frame List Table) */ + qdma_desc_addr_set64(csgf_desc, comp_temp->desc_bus_addr); + /* It must be 32 as Compound S/G Descriptor */ + qdma_csgf_set_len(csgf_desc, 32); + /* Descriptor Buffer */ + sdf->cmd = rte_cpu_to_le_32(FSL_QDMA_CMD_RWTTYPE << + FSL_QDMA_CMD_RWTTYPE_OFFSET); + ddf->cmd = rte_cpu_to_le_32(FSL_QDMA_CMD_RWTTYPE << + FSL_QDMA_CMD_RWTTYPE_OFFSET); + ddf->cmd |= rte_cpu_to_le_32(FSL_QDMA_CMD_LWC << + FSL_QDMA_CMD_LWC_OFFSET); + + list_add_tail(&comp_temp->list, &queue->comp_free); + } + + return 0; + +fail: + list_for_each_entry_safe(comp_temp, _comp_temp, + &queue->comp_free, list) { + list_del(&comp_temp->list); + rte_free(comp_temp->virt_addr); + rte_free(comp_temp->desc_virt_addr); + rte_free(comp_temp); + } + + return -ENOMEM; +} + static struct fsl_qdma_queue *fsl_qdma_alloc_queue_resources(struct fsl_qdma_engine *fsl_qdma) { @@ -335,6 +419,84 @@ fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) return 0; } +static int +fsl_qdma_alloc_chan_resources(struct fsl_qdma_chan *fsl_chan) +{ + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + struct fsl_qdma_engine *fsl_qdma = fsl_chan->qdma; + int ret; + + if (fsl_queue->count++) + goto finally; + + INIT_LIST_HEAD(&fsl_queue->comp_free); + INIT_LIST_HEAD(&fsl_queue->comp_used); + + ret = fsl_qdma_pre_request_enqueue_comp_sd_desc(fsl_queue, + FSL_QDMA_COMMAND_BUFFER_SIZE, 64); + if (ret) { + DPAA_QDMA_ERR( + "failed to alloc dma buffer for comp descriptor\n"); + goto exit; + } + +finally: + return fsl_qdma->desc_allocated++; + +exit: + return -ENOMEM; +} + +static int +dpaa_info_get(const struct rte_dma_dev *dev, struct rte_dma_info *dev_info, + uint32_t info_sz) +{ +#define DPAADMA_MAX_DESC 64 +#define DPAADMA_MIN_DESC 64 + + RTE_SET_USED(dev); + RTE_SET_USED(info_sz); + + dev_info->dev_capa = RTE_DMA_CAPA_MEM_TO_MEM | + RTE_DMA_CAPA_MEM_TO_DEV | + RTE_DMA_CAPA_DEV_TO_DEV | + RTE_DMA_CAPA_DEV_TO_MEM | + RTE_DMA_CAPA_SILENT | + RTE_DMA_CAPA_OPS_COPY; + dev_info->max_vchans = 1; + dev_info->max_desc = DPAADMA_MAX_DESC; + dev_info->min_desc = DPAADMA_MIN_DESC; + + return 0; +} + +static int +dpaa_get_channel(struct fsl_qdma_engine *fsl_qdma, uint16_t vchan) +{ + u32 i, start, end; + int ret; + + start = fsl_qdma->free_block_id * QDMA_QUEUES; + fsl_qdma->free_block_id++; + + end = start + 1; + for (i = start; i < end; i++) { + struct fsl_qdma_chan *fsl_chan = &fsl_qdma->chans[i]; + + if (fsl_chan->free) { + fsl_chan->free = false; + ret = fsl_qdma_alloc_chan_resources(fsl_chan); + if (ret) + return ret; + + fsl_qdma->vchan_map[vchan] = i; + return 0; + } + } + + return -1; +} + static void dma_release(void *fsl_chan) { @@ -342,6 +504,45 @@ dma_release(void *fsl_chan) fsl_qdma_free_chan_resources((struct fsl_qdma_chan *)fsl_chan); } +static int +dpaa_qdma_configure(__rte_unused struct rte_dma_dev *dmadev, + __rte_unused const struct rte_dma_conf *dev_conf, + __rte_unused uint32_t conf_sz) +{ + return 0; +} + +static int +dpaa_qdma_start(__rte_unused struct rte_dma_dev *dev) +{ + return 0; +} + +static int +dpaa_qdma_close(__rte_unused struct rte_dma_dev *dev) +{ + return 0; +} + +static int +dpaa_qdma_queue_setup(struct rte_dma_dev *dmadev, + uint16_t vchan, + __rte_unused const struct rte_dma_vchan_conf *conf, + __rte_unused uint32_t conf_sz) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->data->dev_private; + + return dpaa_get_channel(fsl_qdma, vchan); +} + +static struct rte_dma_dev_ops dpaa_qdma_ops = { + .dev_info_get = dpaa_info_get, + .dev_configure = dpaa_qdma_configure, + .dev_start = dpaa_qdma_start, + .dev_close = dpaa_qdma_close, + .vchan_setup = dpaa_qdma_queue_setup, +}; + static int dpaa_qdma_init(struct rte_dma_dev *dmadev) { @@ -448,6 +649,9 @@ dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, } dpaa_dev->dmadev = dmadev; + dmadev->dev_ops = &dpaa_qdma_ops; + dmadev->device = &dpaa_dev->device; + dmadev->fp_obj->dev_private = dmadev->data->dev_private; /* Invoke PMD device initialization function */ ret = dpaa_qdma_init(dmadev); diff --git a/drivers/dma/dpaa/dpaa_qdma.h b/drivers/dma/dpaa/dpaa_qdma.h index c05620b740..f046167108 100644 --- a/drivers/dma/dpaa/dpaa_qdma.h +++ b/drivers/dma/dpaa/dpaa_qdma.h @@ -10,6 +10,12 @@ #define CORE_NUMBER 4 #define RETRIES 5 +#ifndef GENMASK +#define BITS_PER_LONG (__SIZEOF_LONG__ * 8) +#define GENMASK(h, l) \ + (((~0UL) << (l)) & (~0UL >> (BITS_PER_LONG - 1 - (h)))) +#endif + #define FSL_QDMA_DMR 0x0 #define FSL_QDMA_DSR 0x4 #define FSL_QDMA_DEIER 0xe00 From patchwork Mon Nov 8 09:07:02 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103954 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id A7816A0C4B; Mon, 8 Nov 2021 10:08:04 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id D5DD441147; Mon, 8 Nov 2021 10:07:41 +0100 (CET) Received: from EUR03-VE1-obe.outbound.protection.outlook.com (mail-eopbgr50078.outbound.protection.outlook.com [40.107.5.78]) by mails.dpdk.org (Postfix) with ESMTP id 590AF41143 for ; Mon, 8 Nov 2021 10:07:38 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=V+VPF/cr7zbbbkxBjAhVFHt4otscZPprW08sqqIxz//+cIuvNtFuo956iTBdazbAaxerYawlZ8osU6i4HxI6iW6iB8WUgfi6L8vQvq3yjx6/r9n2kQRWx0MikEb4EAiYbQAuZgSS6klLz3TmPuSnLG5UeVpvy63DMi1yHxF3hEtrIhorHp5MTEN1Mg1wQ1aHHrlri3/Vml1BnWUIv/W2O2zpmoyZT+1dvBl6fhoWhiiIRW5CKhJOHl2T+nmfYyh3L8I+/Vwz70Q31Mx8V45Lnk4Zoi77fp/W4JLAxgqdMi0tfBMkGyS/UR4mNUZ3W0kRKX1JfksKpZLgYL1Y7wGWXw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=rpu2WOBNvC10H19o3Lf0aLtm9EyAQSf2MnUt/LkEjlk=; b=USxiGPkNt8SUoo3XraxMKTRHG26uaWKcrddFhJ0rJwP3QuwMMrlZ9s6VqZgpVKUXPO3A++fuhJJDYKGgt6rF9ejHi3DvrLMwZMwgLV257DtgZQbOyemqWN6XXSh0wD0n/mGOnNf80C4tCKL+hKN9ulTyiubI4srOGzzmAkU06k+b5qlrKGWDIGMFfQOuGjyMPxZQ6Low4zcDKw+8SgR/TEVu0fQyHnr3Uk8HLRe8GuEGMAGaS4Sp+vSJqz6maRVTjFOVU9YWS0quHfUw5waNqV5sRuOtksAIS0nLZt/ZSruKepoTIpLR4njlx3T60ZIsi6M3PGK1CNaP1hlvgZQCqA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=rpu2WOBNvC10H19o3Lf0aLtm9EyAQSf2MnUt/LkEjlk=; b=p5PoOFBvSutY5b0tdahxusKYQZ28p0stHx4lLqqFA7SlNaXGQF1pI4BwAZLFjkmn8CVh2Ogy95acqLKuyDse6ZslyDOydkbp8ngKNlJvhCRQi2WN0vaAzUXJWCRdpZkI0nLeew3mFFaned1pp14ifX9dtKOqZhCOWtUruZ+XxGk= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VE1PR04MB6495.eurprd04.prod.outlook.com (2603:10a6:803:11d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.13; Mon, 8 Nov 2021 09:07:37 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4669.016; Mon, 8 Nov 2021 09:07:37 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Mon, 8 Nov 2021 14:37:02 +0530 Message-Id: <20211108090704.3585175-6-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108090704.3585175-1-g.singh@nxp.com> References: <20211101085143.2472241-2-g.singh@nxp.com> <20211108090704.3585175-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11 via Frontend Transport; Mon, 8 Nov 2021 09:07:35 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 21c57886-dadb-4901-931e-08d9a2973552 X-MS-TrafficTypeDiagnostic: VE1PR04MB6495: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6790; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: PbKuIRfES5RWVdL6q/EmQpG72SKK73uwrIqV4ruoBjq2Izhi8MP7b2p25XDqMMgHmR/nsggCke5f239z0LbFzFHgU44h+BeZu6iBOQVw4mVtBiFWRzqpFQmROfVRAcBtQ/eeVWQyO/ykQNLU5gyU9gYwHfLqdFKvPEORz4Qz6AXWjRtFNKEcURK8F+Oi+9hHGWlVuJhPMMvyYZRtJjGvuMPczkQQF2YpMDfhigrAEVKqM2wkI72IuMGp9q1JHuVBb7elUAOMchPE2MVN8DF7AgZMJCVrghGixtTefIy/TXLx4P2soiZNalU8UP5ZSIcxZlG3NwBF/hIAkbWlf/5yxlW6PutDUK9hMyYRcTmEhIzknlaeD5LQ7v+Ytzem7jvgPNff0oJ5veTY1UC04jjeAphds/stJZdyK4rfl5O05qH7EDgYCpq7/fx8R7gzeYeoEyrvy9JD0yhXfqeD/WgyzP/LrDsUPMSp78stSl7TMtWzxn/GxhNUCgaOwYSWqBqwFkmJEsyHyv7zwup5oKLfqI9UA5D3TxVvABwVzt6FA/L08YJw8AlHqs65zTTZqxDewMffwZsuq0ZS0jDOL93cx1f0WvirSRWS/lZfAx/oiY9VBaJWI9qTjPva50PSGii6A06/4Vz/zWfRQ8rr2nyiGD4Ab4ur2BNmn83C0RB69YL3t48V6cKHKqalWJpLb36OmFUF0rUHrdBwVpM9tcdA9yJgBCIxM7w1AOFPang7Az4= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(1006002)(8936002)(66556008)(5660300002)(6666004)(36756003)(26005)(55236004)(508600001)(2906002)(66476007)(38350700002)(38100700002)(30864003)(8676002)(83380400001)(6916009)(1076003)(52116002)(7696005)(316002)(4326008)(956004)(186003)(2616005)(66946007)(6486002)(86362001)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: d+E+Qb7/hGYfjukhj3V3fnJ7fApP4qR6piGofXg0pqOkDkUdy0rseJvbicxT/d5jMD3VuST0Y5UpLlvo1yfQAB53E1yqrvfNu/f4FJmB6Jm3AjGxsBd8mWgv0Jxs4vJTVZ0SVfUlkam0TY2bc1KyGmUGCQQmiSFVldL+0Yi771bHNSlFbBo5V86x6DaxC+kav609KvZDUZqBiC/lO7b80Zk5/0J1M1Dto946l3qm23A0+IU+KWtkGDEnngqqFAIWj0LtowCDNb8Bp04QBJksACLn2fqq/Taw4/n+n33GZ0rJe8lFca9E3xOniXHmDJe3UG/4dN5PYVLEFt4WML6KDeNRNjNHBQXHKKKQ0wXdllQvy4fSpgOKCDgIIRRlHwntujd/At4xcVRW243NO32kMBv7H64g4GQDmcgkHJhAsvIUWXsicySo6StxEurRxqqK7lk/1tGbMrj9fkY6JUxiLJNHWn2uztQBf7H300kxBMCeeWvuZgQxEEtl2NbBhYsdnJ7WxI/gLlwML6BJndXbdUq7XqsWjpDMXr1rkz4ypPpP0cKnU24XWMPCUqCvqdUPfs4ouQ5cnd7zvxUIYY92lq5nPw16dHflxLTUL8E4X2XEALGHFm5aWQAxGZWUpIaaZtbZGr+XvJHXDgCSee5qj41qRwSU0b95IGQyFdcujYhbtI163walXhQT6LN//d92kM7da33UJRHCLHBu9j6f8oG9jkc/YAJP3HEhgSyw798n57iN008omdjQNZTPNcdvrpyFznI4UL+rPiuDeIlxtZeV4znXoq2ytvzH9IqFZce9lpx4bXImGzFIJyU9B8M9uk3vA1hNdrI1pqYJb9RAUnqskurFPiSQUZsFhvmbnNllz5q5So3c30qN/dvl4sGEbbd+luVHYIBmefitlGEdHSLabQV6/nhngVFNyDMBXZvFm+Fesg7ML5m+iVyWpoWD6QPvYBenwKJB9GxLZCh2Wx0E7LpAlpuvDBdBLDc/9Vtk999UhsDkmo3UeaGYzPP4Z+WucDr053JLy7VGBziftjMmqUpEwXKlCaeDXNyo+O7VWzRK5I8zIWGV4utft26kV3TjeAfnTWYOKAgXhYtPWmA2jd1gOKaB/WYXU3T0pUGlN/DisdvIqr2ypF3gxprPOAKZk2ftZBQfsmvIjaRx9+/dC+8KFV7euzX74Yypuj/70TLCBguaV7/gM9SWepHTHuRq6nljWGAtoCIQmTl9IXQlhDYyieLf5PBCHo0m1KJwGOc5hIUgKKdU5D0Xayvg4ebv2zQWzTX9CScLZPv3U7UuayeOsJSWSCGO7d6HjwfUD9CAD9XfBWJmudZhWaYNw253x6kcYwgUIGHzbKtrxSBk5l8sN38Ckw6t2umkYJnoqI/BGYa/cDwFdLmXCMvTY9rwN6xiWN7sIBVAJNIHms0G/wj9bfYx4xTd6bUd1R33LVgOniw2gWSxwUBcTiB6/FBqAfCAhz2iQRoBkkJcWl4nt2XXMbdd2hAm0yHxBDuG7AeCuQHBA/dFDyJJCvWVsLQ/MBJhBrxm3z4w96JH9RqKhqyLnylNMaPnngQFqOY= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 21c57886-dadb-4901-931e-08d9a2973552 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 09:07:37.1396 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: TwCV5MgmL/eePXIep3WA0/yC10+0TAsMBT//n8dNT62ZB1wD5ucQ+9E6NoojcNt0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB6495 Subject: [dpdk-dev] [PATCH v3 5/7] dma/dpaa: support DMA operations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch support copy, submit, completed and completed status functionality of DMA driver. Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 334 +++++++++++++++++++++++++++++++++++ drivers/dma/dpaa/dpaa_qdma.h | 4 + 2 files changed, 338 insertions(+) diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index e59cd36872..ebe6211f08 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -15,12 +15,50 @@ qdma_desc_addr_set64(struct fsl_qdma_format *ccdf, u64 addr) ccdf->addr_lo = rte_cpu_to_le_32(lower_32_bits(addr)); } +static inline u64 +qdma_ccdf_get_queue(const struct fsl_qdma_format *ccdf) +{ + return ccdf->cfg8b_w1 & 0xff; +} + +static inline int +qdma_ccdf_get_offset(const struct fsl_qdma_format *ccdf) +{ + return (rte_le_to_cpu_32(ccdf->cfg) & QDMA_CCDF_MASK) + >> QDMA_CCDF_OFFSET; +} + +static inline void +qdma_ccdf_set_format(struct fsl_qdma_format *ccdf, int offset) +{ + ccdf->cfg = rte_cpu_to_le_32(QDMA_CCDF_FOTMAT | offset); +} + +static inline int +qdma_ccdf_get_status(const struct fsl_qdma_format *ccdf) +{ + return (rte_le_to_cpu_32(ccdf->status) & QDMA_CCDF_MASK) + >> QDMA_CCDF_STATUS; +} + +static inline void +qdma_ccdf_set_ser(struct fsl_qdma_format *ccdf, int status) +{ + ccdf->status = rte_cpu_to_le_32(QDMA_CCDF_SER | status); +} + static inline void qdma_csgf_set_len(struct fsl_qdma_format *csgf, int len) { csgf->cfg = rte_cpu_to_le_32(len & QDMA_SG_LEN_MASK); } +static inline void +qdma_csgf_set_f(struct fsl_qdma_format *csgf, int len) +{ + csgf->cfg = rte_cpu_to_le_32(QDMA_SG_FIN | (len & QDMA_SG_LEN_MASK)); +} + static inline int ilog2(int x) { @@ -47,6 +85,18 @@ qdma_writel(u32 val, void *addr) QDMA_OUT(addr, val); } +static u32 +qdma_readl_be(void *addr) +{ + return QDMA_IN_BE(addr); +} + +static void +qdma_writel_be(u32 val, void *addr) +{ + QDMA_OUT_BE(addr, val); +} + static void *dma_pool_alloc(int size, int aligned, dma_addr_t *phy_addr) { @@ -104,6 +154,32 @@ fsl_qdma_free_chan_resources(struct fsl_qdma_chan *fsl_chan) fsl_qdma->desc_allocated--; } +static void +fsl_qdma_comp_fill_memcpy(struct fsl_qdma_comp *fsl_comp, + dma_addr_t dst, dma_addr_t src, u32 len) +{ + struct fsl_qdma_format *csgf_src, *csgf_dest; + + /* Note: command table (fsl_comp->virt_addr) is getting filled + * directly in cmd descriptors of queues while enqueuing the descriptor + * please refer fsl_qdma_enqueue_desc + * frame list table (virt_addr) + 1) and source, + * destination descriptor table + * (fsl_comp->desc_virt_addr and fsl_comp->desc_virt_addr+1) move to + * the control path to fsl_qdma_pre_request_enqueue_comp_sd_desc + */ + csgf_src = (struct fsl_qdma_format *)fsl_comp->virt_addr + 2; + csgf_dest = (struct fsl_qdma_format *)fsl_comp->virt_addr + 3; + + /* Status notification is enqueued to status queue. */ + qdma_desc_addr_set64(csgf_src, src); + qdma_csgf_set_len(csgf_src, len); + qdma_desc_addr_set64(csgf_dest, dst); + qdma_csgf_set_len(csgf_dest, len); + /* This entry is the last entry. */ + qdma_csgf_set_f(csgf_dest, len); +} + /* * Pre-request command descriptor and compound S/G for enqueue. */ @@ -175,6 +251,26 @@ fsl_qdma_pre_request_enqueue_comp_sd_desc( return -ENOMEM; } +/* + * Request a command descriptor for enqueue. + */ +static struct fsl_qdma_comp * +fsl_qdma_request_enqueue_desc(struct fsl_qdma_chan *fsl_chan) +{ + struct fsl_qdma_queue *queue = fsl_chan->queue; + struct fsl_qdma_comp *comp_temp; + + if (!list_empty(&queue->comp_free)) { + comp_temp = list_first_entry(&queue->comp_free, + struct fsl_qdma_comp, + list); + list_del(&comp_temp->list); + return comp_temp; + } + + return NULL; +} + static struct fsl_qdma_queue *fsl_qdma_alloc_queue_resources(struct fsl_qdma_engine *fsl_qdma) { @@ -324,6 +420,54 @@ fsl_qdma_halt(struct fsl_qdma_engine *fsl_qdma) return 0; } +static int +fsl_qdma_queue_transfer_complete(struct fsl_qdma_engine *fsl_qdma, + void *block, int id, const uint16_t nb_cpls, + uint16_t *last_idx, + enum rte_dma_status_code *status) +{ + struct fsl_qdma_queue *fsl_queue = fsl_qdma->queue; + struct fsl_qdma_queue *fsl_status = fsl_qdma->status[id]; + struct fsl_qdma_queue *temp_queue; + struct fsl_qdma_format *status_addr; + struct fsl_qdma_comp *fsl_comp = NULL; + u32 reg, i; + int count = 0; + + while (count < nb_cpls) { + reg = qdma_readl_be(block + FSL_QDMA_BSQSR); + if (reg & FSL_QDMA_BSQSR_QE_BE) + return count; + + status_addr = fsl_status->virt_head; + + i = qdma_ccdf_get_queue(status_addr) + + id * fsl_qdma->n_queues; + temp_queue = fsl_queue + i; + fsl_comp = list_first_entry(&temp_queue->comp_used, + struct fsl_qdma_comp, + list); + list_del(&fsl_comp->list); + + reg = qdma_readl_be(block + FSL_QDMA_BSQMR); + reg |= FSL_QDMA_BSQMR_DI_BE; + + qdma_desc_addr_set64(status_addr, 0x0); + fsl_status->virt_head++; + if (fsl_status->virt_head == fsl_status->cq + fsl_status->n_cq) + fsl_status->virt_head = fsl_status->cq; + qdma_writel_be(reg, block + FSL_QDMA_BSQMR); + *last_idx = fsl_comp->index; + if (status != NULL) + status[count] = RTE_DMA_STATUS_SUCCESSFUL; + + list_add_tail(&fsl_comp->list, &temp_queue->comp_free); + count++; + + } + return count; +} + static int fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) { @@ -419,6 +563,66 @@ fsl_qdma_reg_init(struct fsl_qdma_engine *fsl_qdma) return 0; } +static void * +fsl_qdma_prep_memcpy(void *fsl_chan, dma_addr_t dst, + dma_addr_t src, size_t len, + void *call_back, + void *param) +{ + struct fsl_qdma_comp *fsl_comp; + + fsl_comp = + fsl_qdma_request_enqueue_desc((struct fsl_qdma_chan *)fsl_chan); + if (!fsl_comp) + return NULL; + + fsl_comp->qchan = fsl_chan; + fsl_comp->call_back_func = call_back; + fsl_comp->params = param; + + fsl_qdma_comp_fill_memcpy(fsl_comp, dst, src, len); + return (void *)fsl_comp; +} + +static int +fsl_qdma_enqueue_desc(struct fsl_qdma_chan *fsl_chan, + struct fsl_qdma_comp *fsl_comp, + uint64_t flags) +{ + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + void *block = fsl_queue->block_base; + struct fsl_qdma_format *ccdf; + u32 reg; + + /* retrieve and store the register value in big endian + * to avoid bits swap + */ + reg = qdma_readl_be(block + + FSL_QDMA_BCQSR(fsl_queue->id)); + if (reg & (FSL_QDMA_BCQSR_QF_XOFF_BE)) + return -1; + + /* filling descriptor command table */ + ccdf = (struct fsl_qdma_format *)fsl_queue->virt_head; + qdma_desc_addr_set64(ccdf, fsl_comp->bus_addr + 16); + qdma_ccdf_set_format(ccdf, qdma_ccdf_get_offset(fsl_comp->virt_addr)); + qdma_ccdf_set_ser(ccdf, qdma_ccdf_get_status(fsl_comp->virt_addr)); + fsl_comp->index = fsl_queue->virt_head - fsl_queue->cq; + fsl_queue->virt_head++; + + if (fsl_queue->virt_head == fsl_queue->cq + fsl_queue->n_cq) + fsl_queue->virt_head = fsl_queue->cq; + + list_add_tail(&fsl_comp->list, &fsl_queue->comp_used); + + if (flags == RTE_DMA_OP_FLAG_SUBMIT) { + reg = qdma_readl_be(block + FSL_QDMA_BCQMR(fsl_queue->id)); + reg |= FSL_QDMA_BCQMR_EI_BE; + qdma_writel_be(reg, block + FSL_QDMA_BCQMR(fsl_queue->id)); + } + return fsl_comp->index; +} + static int fsl_qdma_alloc_chan_resources(struct fsl_qdma_chan *fsl_chan) { @@ -535,6 +739,132 @@ dpaa_qdma_queue_setup(struct rte_dma_dev *dmadev, return dpaa_get_channel(fsl_qdma, vchan); } +static int +dpaa_qdma_submit(void *dev_private, uint16_t vchan) +{ + struct fsl_qdma_engine *fsl_qdma = (struct fsl_qdma_engine *)dev_private; + struct fsl_qdma_chan *fsl_chan = + &fsl_qdma->chans[fsl_qdma->vchan_map[vchan]]; + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + void *block = fsl_queue->block_base; + u32 reg; + + while (fsl_queue->pending) { + reg = qdma_readl_be(block + FSL_QDMA_BCQMR(fsl_queue->id)); + reg |= FSL_QDMA_BCQMR_EI_BE; + qdma_writel_be(reg, block + FSL_QDMA_BCQMR(fsl_queue->id)); + fsl_queue->pending--; + } + + return 0; +} + +static int +dpaa_qdma_enqueue(void *dev_private, uint16_t vchan, + rte_iova_t src, rte_iova_t dst, + uint32_t length, uint64_t flags) +{ + struct fsl_qdma_engine *fsl_qdma = (struct fsl_qdma_engine *)dev_private; + struct fsl_qdma_chan *fsl_chan = + &fsl_qdma->chans[fsl_qdma->vchan_map[vchan]]; + int ret; + + void *fsl_comp = NULL; + + fsl_comp = fsl_qdma_prep_memcpy(fsl_chan, + (dma_addr_t)dst, (dma_addr_t)src, + length, NULL, NULL); + if (!fsl_comp) { + DPAA_QDMA_DP_DEBUG("fsl_comp is NULL\n"); + return -1; + } + ret = fsl_qdma_enqueue_desc(fsl_chan, fsl_comp, flags); + + return ret; +} + +static uint16_t +dpaa_qdma_dequeue_status(void *dev_private, uint16_t vchan, + const uint16_t nb_cpls, uint16_t *last_idx, + enum rte_dma_status_code *st) +{ + struct fsl_qdma_engine *fsl_qdma = (struct fsl_qdma_engine *)dev_private; + int id = (int)((fsl_qdma->vchan_map[vchan]) / QDMA_QUEUES); + void *block; + int intr; + void *status = fsl_qdma->status_base; + + intr = qdma_readl_be(status + FSL_QDMA_DEDR); + if (intr) { + DPAA_QDMA_ERR("DMA transaction error! %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW0R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW0R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW1R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW1R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW2R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW2R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW3R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW3R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFQIDR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFQIDR %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECBR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECBR %x\n", intr); + qdma_writel(0xffffffff, + status + FSL_QDMA_DEDR); + intr = qdma_readl(status + FSL_QDMA_DEDR); + } + + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, id); + + intr = fsl_qdma_queue_transfer_complete(fsl_qdma, block, id, nb_cpls, + last_idx, st); + + return intr; +} + + +static uint16_t +dpaa_qdma_dequeue(void *dev_private, + uint16_t vchan, const uint16_t nb_cpls, + uint16_t *last_idx, bool *has_error) +{ + struct fsl_qdma_engine *fsl_qdma = (struct fsl_qdma_engine *)dev_private; + int id = (int)((fsl_qdma->vchan_map[vchan]) / QDMA_QUEUES); + void *block; + int intr; + void *status = fsl_qdma->status_base; + + intr = qdma_readl_be(status + FSL_QDMA_DEDR); + if (intr) { + DPAA_QDMA_ERR("DMA transaction error! %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW0R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW0R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW1R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW1R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW2R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW2R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFDW3R); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFDW3R %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECFQIDR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECFQIDR %x\n", intr); + intr = qdma_readl(status + FSL_QDMA_DECBR); + DPAA_QDMA_INFO("reg FSL_QDMA_DECBR %x\n", intr); + qdma_writel(0xffffffff, + status + FSL_QDMA_DEDR); + intr = qdma_readl(status + FSL_QDMA_DEDR); + *has_error = true; + } + + block = fsl_qdma->block_base + + FSL_QDMA_BLOCK_BASE_OFFSET(fsl_qdma, id); + + intr = fsl_qdma_queue_transfer_complete(fsl_qdma, block, id, nb_cpls, + last_idx, NULL); + + return intr; +} + static struct rte_dma_dev_ops dpaa_qdma_ops = { .dev_info_get = dpaa_info_get, .dev_configure = dpaa_qdma_configure, @@ -652,6 +982,10 @@ dpaa_qdma_probe(__rte_unused struct rte_dpaa_driver *dpaa_drv, dmadev->dev_ops = &dpaa_qdma_ops; dmadev->device = &dpaa_dev->device; dmadev->fp_obj->dev_private = dmadev->data->dev_private; + dmadev->fp_obj->copy = dpaa_qdma_enqueue; + dmadev->fp_obj->submit = dpaa_qdma_submit; + dmadev->fp_obj->completed = dpaa_qdma_dequeue; + dmadev->fp_obj->completed_status = dpaa_qdma_dequeue_status; /* Invoke PMD device initialization function */ ret = dpaa_qdma_init(dmadev); diff --git a/drivers/dma/dpaa/dpaa_qdma.h b/drivers/dma/dpaa/dpaa_qdma.h index f046167108..6d0ac58317 100644 --- a/drivers/dma/dpaa/dpaa_qdma.h +++ b/drivers/dma/dpaa/dpaa_qdma.h @@ -7,6 +7,10 @@ #include +#ifndef BIT +#define BIT(nr) (1UL << (nr)) +#endif + #define CORE_NUMBER 4 #define RETRIES 5 From patchwork Mon Nov 8 09:07:03 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103955 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id D62C8A0C4B; Mon, 8 Nov 2021 10:08:13 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 7E5B941137; Mon, 8 Nov 2021 10:07:45 +0100 (CET) Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-eopbgr150052.outbound.protection.outlook.com [40.107.15.52]) by mails.dpdk.org (Postfix) with ESMTP id 0B4B04111F for ; Mon, 8 Nov 2021 10:07:40 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=HpBHiIKPQ+BeoR14i/IClNyUK4gVnymw8hziidQgTg1uj8N42vKPJFappZKurAOKhGW9Tk/PuFn/WySGQY5OTuxn0as72rHMNY5oXjsag9EkkLhC6N0oR40asknlr0ljTglzBrXDvsXGS907xfkrQ01ZUc1rzVVRr7EkgEFF/Bcm6hfvVjEND8fXTgTcr8O2ueC8IwnY66H+NuqdZ7vTCNItvQXoA3pKDpgRzLbzlTCJ1Fmg/TPHgifc6nAnjprsAxPc1oJ3OytZ9Fsc2iKTU/3Px4dd2MlZyV8RC0MwSVwSHVJhv8SwMSPmB9ez5HUwl7IuM22iPB7MPKusvrP1aw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=0rk3AohZA5xlc6wX+jPEFz7AkwQ9bfus9BNchYWto/8=; b=UPBnd6ap5j7Um6rWg6UQP2fyrzkxyXDUDhuj5Vb8whiDE6qMUQb+0zsuRtBwV1WDuKNkCsM/It3mOhM2s5w1fjr+YM0ll4ztuLtzJtr3oGpfroYuKE1Fyv+rcqMMFarN3Jd/rWyVleEkUbUvjsLrxA4lM2MPIyRJdq68TPyOaGp+nyCX0fcBLlD7uWY1CUZjaV8cCtkQNs8L1Za360Df/Ywd6lMFuFRpZr2InHTtaHSVjWsyp2RCL2rzP1qP32LDbA19W4yswTPqT1m3MiJlbnXzEkohSsfh3QXUu8yZd6GlBPjrrHyuG+CtCos+RjDx0k5LxApNSathPEP+qIkf/g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0rk3AohZA5xlc6wX+jPEFz7AkwQ9bfus9BNchYWto/8=; b=OHLty3Twn98LejfWVEpNPKl+ZFXKTWCSq6/sIfK+0Za7nBXalr1vaCQvCDCCdUzedPIf8pDa+8ItThN9+h/9agwYWOP2XabWEIuqWyQkcBggvG4tcakObsUk94iviPpmDtKL2Btdrmz+TsUDR5qesTmKToNTUBdpJSY1cfkDKao= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VE1PR04MB6495.eurprd04.prod.outlook.com (2603:10a6:803:11d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.13; Mon, 8 Nov 2021 09:07:39 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4669.016; Mon, 8 Nov 2021 09:07:39 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Mon, 8 Nov 2021 14:37:03 +0530 Message-Id: <20211108090704.3585175-7-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108090704.3585175-1-g.singh@nxp.com> References: <20211101085143.2472241-2-g.singh@nxp.com> <20211108090704.3585175-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11 via Frontend Transport; Mon, 8 Nov 2021 09:07:37 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e8fdde9a-89f6-40e3-94bc-08d9a2973693 X-MS-TrafficTypeDiagnostic: VE1PR04MB6495: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:186; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: DZJlY3s28KivR0hYQUijb9b1hhuaphRlULQ1x5D40fsSfqd+kNMtGFqX2s6wx3PlHftXVJazywQn7lw5i/caNURVWMUUyyac38I7dN/6KWGDXaaLM0r6kCk0UaVrvbealvEvPljZFKsT2reH80WxNXFNMokL9aD9KLv0kThEczXPb7atNgqjrOJ/FT0Nr9gjJggg77EkEN+EhRKCeSXYZpZ0UemBU/y4Q1yQOL89Q+a5vvj0vs6uMYCp2w7xn/f0Lv3K4aIUzSvxahRbJ0qW5Im2hMukBgENOs8nylXcCab5j4ouz30mkAeRPGxADIrBcYAq0jcD++/8Gr+iWpm2TikATE/D/WtZrbahL3Vhq7xltMerWQUIdji0rmrB9qHFmKxDa2LnNWVA+V9uEShRQkvgomyd5ll1Y7sI9mVqe3a7rAzpSCcd+id2Mp3ucfM9FgZUrxD7+fDRBm/tDo3xEWddkCMTTTCYQNt9grqmyqfc6jmL6usH/Qhfn6I7w16NxJcwczCPIHZfxXq1rQFhd0OlppEUiYJLkoGiKKlGGBDk8ChekRvLg3YXMJ4M6DnwKdkgU6b4hZWWkmomg13/1FWq+tvPGuee+5+SN6y9CzR1kl4j+lt9Xi4F36g3GF54nHdGUSUyGoqalmhjMUQifX4jwT1Rw90MhM2mRCUhsQ7E4ZmfB1Y+O4IDFHaITKL53bwddTZWb7TM0hM2HkrRHIhhrMtpRc5yp2xVS3ALTJw= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(1006002)(8936002)(66556008)(5660300002)(6666004)(36756003)(26005)(55236004)(508600001)(2906002)(66476007)(38350700002)(38100700002)(8676002)(83380400001)(6916009)(1076003)(52116002)(7696005)(316002)(4326008)(956004)(186003)(2616005)(66946007)(6486002)(86362001)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: JG7QikESD6hChsGHvMAq7HlqWeSRk8LkKo12MXU2MRipPwBJsGGuthy3zpoMpBtFaSzMnCZt53bBy+TnH7z5xb7FwmEedPpFOTKEXuT/OFhNkYk0WKYTE39Ow53wCL0T3sxUoqFhLhVw5Z08IhI05hmxiGAZZMlJsVRQPEW2Driqg3ai0865pQHcAFrRpM3wvKE7tDXnVL47TsuxMWKYqL0avq+VFyI5ZxeiomHfcJWyXdG1fRxcx3DiQy4jVHb+gU6zMjKSQtcJe9+/jXOS0DeBFDZFUc8oxA2Ollx9bqecG4SiPRoqZcNUUJhp7rclCm4LxI8psOe+hVaElYRO1ejVjtKMCMySCXMT5BVdYiCAf+hCJW/vZ0XOtU6nqpuIru2hQAEIOhpYcrDOu3qjIV3LfuBc6+V28TX4IF9pp6MxVHRHvkAA0jgMqDFbabIRTJ0ISocW6ddy9EpnjgauPwMtiqViWxfcTpU7BRCfM1JrkOPyh9/gODwqBEwalitCamncZm+wiqAfD91ratEa5c3y6VjJTAoimyKenQB53I+eS2TQQkxFQXtQRQ16UmdVQ2hvO+/o53VIqWOsoDWnwPdYTNMWqV39i8sUTPXOe4eEIOlDmZnnsDknMzHeF5a6VC1Xh3WkHNXQ8SseraoA7Qmi+mClmsdPlEyoRfK72wiSp7g73zWtsP0olQfryzwY0ckHYa1PWk1KtH3CVtZ5b7VcJq0rgGQhxxu+Sk1gIVlKIbi+l0IT6LzkCw8jni37YfWOEEWZAN2By1ZHvbIeRsps589lrg0PmCEdv1/ozZstvOwFV5w6WqaH+o7bsubmUOYg6Ls8vpCLraPL7P4rQ6AgxeoJ5unfQ2zROh4Uuf3d0HVENppmed1MNVULjbPCK2yaTITbV0mRFjGxzIbs3fzZ3CXS3Z6HvdLEZ95MVsWkuY/94QZZ0q7MybbColthEOniIwKhx2BPcJ+GXXqJB1rcPZ5jcNVfxXl/dzQnJKjoi5RsqzvTmhSVda05OjBaQvkYbO5P1XdqjDNBJjgU9XDy8LWBYZFKdonExW32gjz464qdNoIVf5nlQz9H+BLLjqT8KYY6nIFZBhldoFqsPRlklB7Ioi4TLgc2+Pxin+UFg/NsZiGXQVypVgDVdm8UvB3nqWrBI5LNI1XYlN7an6VxrPlApWyAjiVcOq5hgo5phdEo2mq7q0M2Wz8ZzohwTRTzfYZ7ZkjTt/0We2Mmf5s9xz7orG9zoaee3+KO+qAK7wIQ5lIs2OtH5b7DRzB/zRVP/swx0X21nCWmw8UjjcL0uLhyp2q1+/oeMjhoW0c661nRGrLDmWg/QZFN//sSpQpqRhwBmL2IFJp5LtGwWMimJ/6odxOPUXNkksRZRNjzz8hLBPwv430ydgz/4o4qeZ4jMILMTfGZ1vpwHP+cFmG2UxnKSCL0fnJbTsujNmNQS627jArzwxl/NPr5yXlZKC+X/TX5GvUt5GaaB6fxtfoGzprchNzUlr5I3oSsXaPugF9+pSQG+kFhCih3U0fFeVW/AR3QVZobsSDTQ77dH5hlYIqi/tAuYr4GnCUCcfE= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: e8fdde9a-89f6-40e3-94bc-08d9a2973693 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 09:07:39.1547 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Qr4FVvD2TjeK1M2hy12cp8BzwvXDDKokvPMSZpJYbesxYJTX0K+7Sp2rp/+oAEb0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB6495 Subject: [dpdk-dev] [PATCH v3 6/7] dma/dpaa: support statistics X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch support DMA read and reset statistics operations Signed-off-by: Gagandeep Singh --- drivers/dma/dpaa/dpaa_qdma.c | 51 +++++++++++++++++++++++++++++++++++- drivers/dma/dpaa/dpaa_qdma.h | 1 + 2 files changed, 51 insertions(+), 1 deletion(-) diff --git a/drivers/dma/dpaa/dpaa_qdma.c b/drivers/dma/dpaa/dpaa_qdma.c index ebe6211f08..cb272c700f 100644 --- a/drivers/dma/dpaa/dpaa_qdma.c +++ b/drivers/dma/dpaa/dpaa_qdma.c @@ -319,7 +319,7 @@ static struct fsl_qdma_queue queue_temp->count = 0; queue_temp->pending = 0; queue_temp->virt_head = queue_temp->cq; - + queue_temp->stats = (struct rte_dma_stats){0}; } } return queue_head; @@ -619,6 +619,9 @@ fsl_qdma_enqueue_desc(struct fsl_qdma_chan *fsl_chan, reg = qdma_readl_be(block + FSL_QDMA_BCQMR(fsl_queue->id)); reg |= FSL_QDMA_BCQMR_EI_BE; qdma_writel_be(reg, block + FSL_QDMA_BCQMR(fsl_queue->id)); + fsl_queue->stats.submitted++; + } else { + fsl_queue->pending++; } return fsl_comp->index; } @@ -754,6 +757,7 @@ dpaa_qdma_submit(void *dev_private, uint16_t vchan) reg |= FSL_QDMA_BCQMR_EI_BE; qdma_writel_be(reg, block + FSL_QDMA_BCQMR(fsl_queue->id)); fsl_queue->pending--; + fsl_queue->stats.submitted++; } return 0; @@ -793,6 +797,9 @@ dpaa_qdma_dequeue_status(void *dev_private, uint16_t vchan, void *block; int intr; void *status = fsl_qdma->status_base; + struct fsl_qdma_chan *fsl_chan = + &fsl_qdma->chans[fsl_qdma->vchan_map[vchan]]; + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; intr = qdma_readl_be(status + FSL_QDMA_DEDR); if (intr) { @@ -812,6 +819,7 @@ dpaa_qdma_dequeue_status(void *dev_private, uint16_t vchan, qdma_writel(0xffffffff, status + FSL_QDMA_DEDR); intr = qdma_readl(status + FSL_QDMA_DEDR); + fsl_queue->stats.errors++; } block = fsl_qdma->block_base + @@ -819,6 +827,7 @@ dpaa_qdma_dequeue_status(void *dev_private, uint16_t vchan, intr = fsl_qdma_queue_transfer_complete(fsl_qdma, block, id, nb_cpls, last_idx, st); + fsl_queue->stats.completed += intr; return intr; } @@ -834,6 +843,9 @@ dpaa_qdma_dequeue(void *dev_private, void *block; int intr; void *status = fsl_qdma->status_base; + struct fsl_qdma_chan *fsl_chan = + &fsl_qdma->chans[fsl_qdma->vchan_map[vchan]]; + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; intr = qdma_readl_be(status + FSL_QDMA_DEDR); if (intr) { @@ -854,6 +866,7 @@ dpaa_qdma_dequeue(void *dev_private, status + FSL_QDMA_DEDR); intr = qdma_readl(status + FSL_QDMA_DEDR); *has_error = true; + fsl_queue->stats.errors++; } block = fsl_qdma->block_base + @@ -861,16 +874,52 @@ dpaa_qdma_dequeue(void *dev_private, intr = fsl_qdma_queue_transfer_complete(fsl_qdma, block, id, nb_cpls, last_idx, NULL); + fsl_queue->stats.completed += intr; return intr; } +static int +dpaa_qdma_stats_get(const struct rte_dma_dev *dmadev, uint16_t vchan, + struct rte_dma_stats *rte_stats, uint32_t size) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->data->dev_private; + struct fsl_qdma_chan *fsl_chan = + &fsl_qdma->chans[fsl_qdma->vchan_map[vchan]]; + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + struct rte_dma_stats *stats = &fsl_queue->stats; + + if (size < sizeof(rte_stats)) + return -EINVAL; + if (rte_stats == NULL) + return -EINVAL; + + *rte_stats = *stats; + + return 0; +} + +static int +dpaa_qdma_stats_reset(struct rte_dma_dev *dmadev, uint16_t vchan) +{ + struct fsl_qdma_engine *fsl_qdma = dmadev->data->dev_private; + struct fsl_qdma_chan *fsl_chan = + &fsl_qdma->chans[fsl_qdma->vchan_map[vchan]]; + struct fsl_qdma_queue *fsl_queue = fsl_chan->queue; + + fsl_queue->stats = (struct rte_dma_stats){0}; + + return 0; +} + static struct rte_dma_dev_ops dpaa_qdma_ops = { .dev_info_get = dpaa_info_get, .dev_configure = dpaa_qdma_configure, .dev_start = dpaa_qdma_start, .dev_close = dpaa_qdma_close, .vchan_setup = dpaa_qdma_queue_setup, + .stats_get = dpaa_qdma_stats_get, + .stats_reset = dpaa_qdma_stats_reset, }; static int diff --git a/drivers/dma/dpaa/dpaa_qdma.h b/drivers/dma/dpaa/dpaa_qdma.h index 6d0ac58317..bf49b2d5d9 100644 --- a/drivers/dma/dpaa/dpaa_qdma.h +++ b/drivers/dma/dpaa/dpaa_qdma.h @@ -210,6 +210,7 @@ struct fsl_qdma_queue { u32 pending; struct fsl_qdma_format *cq; void *block_base; + struct rte_dma_stats stats; }; struct fsl_qdma_comp { From patchwork Mon Nov 8 09:07:04 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Gagandeep Singh X-Patchwork-Id: 103956 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id D7FEAA0C4B; Mon, 8 Nov 2021 10:08:19 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 7237D41156; Mon, 8 Nov 2021 10:07:46 +0100 (CET) Received: from EUR03-AM5-obe.outbound.protection.outlook.com (mail-eopbgr30042.outbound.protection.outlook.com [40.107.3.42]) by mails.dpdk.org (Postfix) with ESMTP id 356AD41149 for ; Mon, 8 Nov 2021 10:07:42 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=E88gJLlqVzafPFlTgM912ibrJLb5P3c4ktDH+mpYH+e5UWfaJJMahn3tibO30avjokVmHb3mP4vXEgtrLs6owb2LZWQ2RFTx1a4umySkL1AsifBoF6K3fV/yrTYtdm1kd0f7SCK0EJPZvoxdmZjUgXFPX0Jdi+/r0wErNOMa54Wgq5aXoa3miuab6MRphsQAkaiSsuaYhIRQ5WLZW/7raxC77IXk0UPMj+Ar4LSDtPDXpHLJQ+bgkWOYllxc8OJGnvfJJtEmc4P2mDUEBY2eI3izBfUbMtTB0AVKCg5p+RGa/2EMUqKK6450LDQswE6nyFSu2sYGhty72hjBM5JZaQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Xhju688NWIaEJaXIj/E5HzIPdvLSpA3Eme26xi3Dj7M=; b=Kd4p15KZ9rh1ZASbX5bbBjGTzB/jAC0flJElFW01w37RMiwaDSToXy4+98g2Cpkbi99LmlE9W+luqnCqyKw1uf5jr4AWT8jg0lW77vV6r4P82EjWm10WBA7TQP3DMA62OR7GpgJ2E3qWy+ihyt9D8nazqfITg5CLPOScsiNJDQwFOPuOK5v9xWj+rt4w/okhL5mn7Nn7PzmTAT3rIsFNeFCN8GeqnhtOTSxhH/L4tUblZMjOyIywXqtNb6kZ720eVn7KHfeZyUviBBmqvB4+zIoKEbygomwbQLwtLTVu+gQtyDYqmMFHX0PqPysQyBenZb4P6HUS/tuYMod3LWrQOg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Xhju688NWIaEJaXIj/E5HzIPdvLSpA3Eme26xi3Dj7M=; b=Rb9vTRNExYmCTvubGAJd33S9ZZqXqsb6N3Zsetsdej0RnEHWDizHjjoBXzj4wLiwpEVrBZqPk+c/hBWTRzGlPBfE/EMkeWE+nJBMdap/kSTstlNSihA/t5FXxXGsAWCLLnTHTnRcxv7qrrtkvdjRoik9hDkE0SbaAFkonGWciWo= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) by VI1PR0401MB2366.eurprd04.prod.outlook.com (2603:10a6:800:2b::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.13; Mon, 8 Nov 2021 09:07:41 +0000 Received: from VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1]) by VI1PR04MB6960.eurprd04.prod.outlook.com ([fe80::11d9:6f32:90e:80c1%7]) with mapi id 15.20.4669.016; Mon, 8 Nov 2021 09:07:41 +0000 From: Gagandeep Singh To: dev@dpdk.org Cc: nipun.gupta@nxp.com, thomas@monjalon.net, Gagandeep Singh Date: Mon, 8 Nov 2021 14:37:04 +0530 Message-Id: <20211108090704.3585175-8-g.singh@nxp.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108090704.3585175-1-g.singh@nxp.com> References: <20211101085143.2472241-2-g.singh@nxp.com> <20211108090704.3585175-1-g.singh@nxp.com> X-ClientProxiedBy: SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) To VI1PR04MB6960.eurprd04.prod.outlook.com (2603:10a6:803:12d::10) MIME-Version: 1.0 Received: from lsv03457.swis.in-blr01.nxp.com (14.142.151.118) by SG2PR02CA0077.apcprd02.prod.outlook.com (2603:1096:4:90::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11 via Frontend Transport; Mon, 8 Nov 2021 09:07:39 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 570446d3-59ea-4377-324f-08d9a29737e1 X-MS-TrafficTypeDiagnostic: VI1PR0401MB2366: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:9508; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 8fBQjf+JIN0JEhaOqoW3mBUPq2z69824I2x3851VdZuCj4KNR2q0fTORpKD/cW231+M7nAU37Hm/3Tw3Nnb2Ukkd6IIdz8cRQce/jVfC1f2oZXCBwGiREoX6h/s/XBJgZMuA6sYyDeBEMhjvPofbelzxlFJa8eTHNYl1hLLjzn/bKg2+rhC6nkE8x1hRljnh6Gh3UY4QEOVTW14NfPVd9mGUvqo2IjuezXrY8eddLnD0vIbpVJsQ+eYdhIIRZx5HalyvtY+Nj9LOoKLuEHVqqO6RwIXNtwTnnLu/BgIuagNfresqdFMXj1/bTTB1VPBGqbX+dYwD6E6msemYjE9vlGiUnE6AmnKs1QwQH4bCnHUcyV0Q4A4GR4ydt81pu6X9mNlTWj9UnibrIrtfoxMqKNqmX+YK7LVRX5qhzIUbHxPwMc9QqSR+em9wAd0vxqL2QBhMIzX4NQJiRrM9UiN9ox07ZQ/0qlaNcLFhN+q5gevSHYU5YwIsdLwO3C7eCwTDXmtjHBgQpymcyAdBcn8/Tb/XCH5RqInv0EeseaVMHtU5x8sj7xUKIljoBapVv5Ho91nwVIS0p1UR9BAZqXNVR8WfJQn1dVuQIyd225jR+DafzvWkbnC2gY5HbUR4/E62ci+VKMxXER//3hvdiUy3k9dKetp1x4C7ra1nbwKaEnObltxtvAadt3qcCntOwiAKvlBlDZHDqnY/CxxA//bb6V/4ZQfAj8mVu/RCkgIWsou9MSUk3nJBq7MqFTYgnD+O1q1TEnSGjseXkGtN9SzzvnC40MgMijK6n3WZSJjpGuHeDxu7ztmmfdtnaHYeGdjv X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR04MB6960.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(366004)(6666004)(52116002)(6486002)(1006002)(5660300002)(316002)(8936002)(55236004)(4326008)(7696005)(8676002)(66556008)(38350700002)(66476007)(66946007)(86362001)(38100700002)(508600001)(1076003)(6916009)(2906002)(956004)(2616005)(36756003)(83380400001)(186003)(26005)(110426009); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: H++sVtqbSm2e3jfeeF49D7KZaESZzxG4o/zU/wOz2omgTdHt2yH4/2iZ6M/D52YXhDwNsFq8k+F+YkHD7SiwsMcxzR9MMZQ0BPeyFZ1ovW2dMfKStJi19MlneG9BbACFpDG+o645xpW3X8R0ITFsLGrxR31qgw1YQuv+3/tx7wzj5vBx4KqbkwDlNZ3RxxV60sbZ9RZqx502nZrts+2Hlj3HUawZCs5cqPvNQH4WufseCVDcK1GlaKGrbXA2caatoasHRDVmFTDjyfdPkndXndePmvgXARBRFNPCoeATSU7TTkMOPOvI2MbS+u0jASHYgCLPeDyOiUohm/iM0g59nS4tEMM5cybbgV4Ds5vlDHj33pg7D12BJLJ0lTsQ71ol/m1oQHzdwCUpJbJinNhts+U48X5Bqup87e1PBqjfQtm+X4IO543WhmSW7jSOvmiXsCsBzL3jctY3RdVQYsMLeCbzYB0pbytVdrZ3QKNpdIGmEF6RMg/A4EIfSAtyyKGJVrd3wZAEdr2xNw1ZAvA6/DIgAtgiCtmZMk+uppGjyzuDrkVqm42KyRnwN3BgnsL7MlgOXLdD0piSb/HZcPr4LvCWicmti7+VMSjZTai5dJ2RJduxAbym9gYlRAHHX8PG4A9f7jljmiat39lefGdbHknHlYdwdGjNNqzBXvC5nGAXq6UHszEXLkS8PWwnWMqXSrVOhaqSg1EFVqiBgjgQatn2C4rHH0StKwwctGzKGwGsuprWyGhx7pWJMVNX3wp4HZvRFwc+dRfEGwaZZZsCtoVQWwlbU0SvXn6WivHOojiiFF9uw8l8aZvNckKsXl2T1UyhNKiBSQpbtQIPFR/GXlACKX21INN6SZHI/tiA143KecaKuXTq3vHraBnmnaXoDFuisbwyrqdV+MZEr6Gj7u8tM0S5EjqrqTzHACZcvh8BxWFrjNAvCBDExc4SsoeWKzzz/FxgeqGNsfSEgKZL7VYfJdcBaMtZuIM9VEejNBJqdym1WIwX3+y3XeM2jtt7AAzEVf1wOFEq0jCsSmRi1hEbUZM1lToY4fFCO4j3dSs0WJ55BnlA8pcO1lRszShAkloByJHAdvU+P7TIy9XHvz1Oo+IP4Gi59Rn4KmHSMIzKN35q9BSN/AXt8c0D9uEM1d+tmz5hvG2hLcpQRSDU05cF5vfzw1ogN+1mKGEwHcTzl8KTrexGdMiykqTknznQGPnYpLO/Jrlz8r/z/9wcoyL7icBtZv8gfQT5eT72sj/uN7iJBVyn3poG45R+4sk596ryyPla+urmDkylrEf6UNE9Pc8f47+J0g9hJu56nnHhRB+fH6pfhLd7+67xf8VwniEzTkcxEwQz3m15m+Jp9IsGGsvJ7H+nEbHsn0TXJ2Fg8c6PzSOfo8NsKXLvfeMKojbY57PyZznNquK7honoi6/PeO5rtiwqCRCrpR7yzBH0l6WDLGhD/DF/QGNj0aoUAG8hbtrs902G54UEkCOONxZJFLZcnu9enPGiHeV3F9sEAU1mxMp60hmDiv/gbZXdY5AOrBO7r5wxrOBG7XHZP2AwAJDAJ71zUhcgkNykbt0= X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 570446d3-59ea-4377-324f-08d9a29737e1 X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB6960.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 09:07:41.3979 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: uu74l53z9TzXrqO3ljMVBrII5/il7dltCnfZmxapzXIV6ASq+hQfcU6U5rHgw7QL X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR0401MB2366 Subject: [dpdk-dev] [PATCH v3 7/7] doc: add user guide of DPAA DMA driver X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" This patch adds DPAA DMA user guide. Signed-off-by: Gagandeep Singh --- MAINTAINERS | 1 + doc/guides/dmadevs/dpaa.rst | 60 +++++++++++++++++++++++++++++++++++++ 2 files changed, 61 insertions(+) create mode 100644 doc/guides/dmadevs/dpaa.rst diff --git a/MAINTAINERS b/MAINTAINERS index 76b9fb8e6c..a5ad16e309 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -1361,6 +1361,7 @@ NXP DPAA DMA M: Gagandeep Singh M: Nipun Gupta F: drivers/dma/dpaa/ +F: doc/guides/dmadevs/dpaa.rst Packet processing diff --git a/doc/guides/dmadevs/dpaa.rst b/doc/guides/dmadevs/dpaa.rst new file mode 100644 index 0000000000..ed9628ed79 --- /dev/null +++ b/doc/guides/dmadevs/dpaa.rst @@ -0,0 +1,60 @@ +.. SPDX-License-Identifier: BSD-3-Clause + Copyright 2021 NXP + +NXP DPAA DMA Driver +===================== + +The DPAA DMA is an implementation of the dmadev APIs, that provide means +to initiate a DMA transaction from CPU. The initiated DMA is performed +without CPU being involved in the actual DMA transaction. This is achieved +via using the QDMA controller of DPAA SoC. + +The QDMA controller transfers blocks of data between one source and one +destination. The blocks of data transferred can be represented in memory +as contiguous or noncontiguous using scatter/gather table(s). + +More information can be found at `NXP Official Website +`_. + +Features +-------- + +The DPAA DMA implements following features in the dmadev API: + +- Supports 1 virtual channel. +- Supports all 4 DMA transfers: MEM_TO_MEM, MEM_TO_DEV, + DEV_TO_MEM, DEV_TO_DEV. +- Supports DMA silent mode. +- Supports issuing DMA of data within memory without hogging CPU while + performing DMA operation. + +Supported DPAA SoCs +-------------------- + +- LS1046A +- LS1043A + +Prerequisites +------------- + +See :doc:`../platform/dpaa` for setup information + +- Follow the DPDK :ref:`Getting Started Guide for Linux ` to setup the basic DPDK environment. + +.. note:: + + Some part of dpaa bus code (qbman and fman - library) routines are + dual licensed (BSD & GPLv2), however they are used as BSD in DPDK in userspace. + +Initialization +-------------- + +On EAL initialization, DPAA DMA devices will be detected on DPAA bus and +will be probed and populated into their device list. + + +Platform Requirement +~~~~~~~~~~~~~~~~~~~~ + +DPAA DMA driver for DPDK can only work on NXP SoCs as listed in the +``Supported DPAA SoCs``.