From patchwork Mon Nov 8 17:21:09 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matan Azrad X-Patchwork-Id: 104010 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 4F99AA0C4E; Mon, 8 Nov 2021 18:21:58 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id EB43C4111B; Mon, 8 Nov 2021 18:21:53 +0100 (CET) Received: from NAM10-BN7-obe.outbound.protection.outlook.com (mail-bn7nam10on2055.outbound.protection.outlook.com [40.107.92.55]) by mails.dpdk.org (Postfix) with ESMTP id C3FF8410FE; Mon, 8 Nov 2021 18:21:52 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=NEd9tCbBOLE6y/qbnXev/kILLliT36l9N9UiwBFN7ThOHZrAiAj9qmJ+Yqpt1amWhC5t6Z5kinrxVvAGajWbe5Lz3/Kg+z0JgqE7SAKW/w6pTCNjg3Kcc4zP//d+ZK5U3woS6wPKz9wLg1qj1XHXRMiWAKOa61u/C/diTq1YY0BU1biYCFtl/FNR3wRx/GzayY8fh43+PWr1RkNhWggewyuYGwGcqho9rS7yi/6DmqjgdS1T6Y3uM3nO3nzL5apxSmMVPGTsq2qrCyAAkPYSt2KJJlNtBmQn/EIfmcrVkRJKk07/ir/CDx2HggG2WFtv5dD9JZSNHO7o2JNSgPwOOg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=G9uUqQq2VOE/9HNinc//JGh2+GIrem6wy6eY4br6hp0=; b=Jvkmql/Lm1l7wrvP/F3OgT/papk1hvO4DA7aKrnwVOo5YVkRsg44juSaSdilkGGELXABP1OC0f2ggxpy7WwuoCVixBHwJi5fMIuR50jpMrER0lB+SHcNiuFvxsnOIFdSLFkrBK6VxLf3ML88jozJ7XIrPmUDTVnlpgPH9nAPJByWyTFHHrSW8sMyN7ZiEOGhApI1nY+UHfo59XGkZn5LGIlPCxHBS5B3jAGSrTPAjHaAq6V9Kw75ORo/pUn+vFeEKC3aIPb27iK3KKTZYcaJwBtR/hL/klm9gQfDKN/MlE5cwGQYCh3afxpvrkGtzh9nxyD2h6akRqLnn5R+ZfLdJg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=G9uUqQq2VOE/9HNinc//JGh2+GIrem6wy6eY4br6hp0=; b=qsQAORU6Nwky548GvIOAbBQuMn+8zntDgGB4Huxd5WITOGZ7XPEjgoYeHaPzNM/LVAFxdf64WoEP0DoBpHSSRSq1QkA6L30jiSh0QycrapjxoQqhSmlYzP6dlfJcNSJd38BWfaimdOtCkVyyJHXLNgA0e5RFqOAYSqkNvtu+VLjkUDpq9nyolxmQFqycthlpU11BQqggaPYrKB02x0LQsxJsTqt+u+TAqxWwOtqQQp22iouH8vARB9yQCqTm4n87M7uAmSfV6rHCWNnw/JWXJezviNqR9Oabhujy3Nw5bQPxHRLo0wkMiWR8oGGAIEAZiluHxEAvtlJRra4p2GxJQQ== Received: from BN9PR03CA0280.namprd03.prod.outlook.com (2603:10b6:408:f5::15) by DM6PR12MB4234.namprd12.prod.outlook.com (2603:10b6:5:213::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.10; Mon, 8 Nov 2021 17:21:51 +0000 Received: from BN8NAM11FT054.eop-nam11.prod.protection.outlook.com (2603:10b6:408:f5:cafe::c) by BN9PR03CA0280.outlook.office365.com (2603:10b6:408:f5::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.13 via Frontend Transport; Mon, 8 Nov 2021 17:21:51 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT054.mail.protection.outlook.com (10.13.177.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4669.10 via Frontend Transport; Mon, 8 Nov 2021 17:21:50 +0000 Received: from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Mon, 8 Nov 2021 17:21:36 +0000 From: Matan Azrad To: Viacheslav Ovsiienko CC: , Thomas Monjalon , Michael Baum , Date: Mon, 8 Nov 2021 19:21:09 +0200 Message-ID: <20211108172113.2241853-2-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108172113.2241853-1-matan@nvidia.com> References: <20211107152919.2158802-1-matan@nvidia.com> <20211108172113.2241853-1-matan@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.5] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 3527e1b1-515a-4045-7240-08d9a2dc4078 X-MS-TrafficTypeDiagnostic: DM6PR12MB4234: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:348; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: r7L2maAcB60ZyQNNQfqUTRnVI6OGqjIEouejONZcrJ4CcpnlJH2WtjhMc3C0XHdBAywMHIqQzr1fs54lAOj667xkORr0dqa+eCxwp7Hlgliw75wCNeb+mXrtg+SsCbj2g0FlPFGAJgFupUCt16aJ38BFLQNVBB2vmJ+QB1F5HVHDzcrqgpxQJWM24GjecVKtoQOODZcJ8VZmAK6+AAH9Hiu3AuVyhKA53hFTD8Ma5FpIt/G5ELwKkwAPAr07Pbt+p42lcp0FeLdBhg5sTB9hKOgDL4ELjQKWen6Vd9OIu5RQy0hWmP/rsDufoH/mFUr+sm8eZ6k0N5doo4aPd7XRwTmNDq5oQeYr0ZEpkHLbw4hj3vh48Kl6iXzfHlH8dmTsBy3c143GG/+H/kM9Muj2BGtyYwhG2ShBy+641cgjjMWv7xGcy0uoi83BtjeyzSsLza8MTRY5MWIVr/usS6rYOepUooA1GGuyL/0cmUeqeeX2KBVCdcxWzUrD0yqpPtyiQmdJZhqEb+BNRo1EIdYlN0K9x+p5+65rPWnC1QsEfUqdz/WezCDmESv8cg/+B+c7plK3dyqPwi8s3UmRhQV4l4AMeqYvOSECeDsMAD6UXW63tb7LXXS7/nJcZ4Tn7XCkLv6ibQpC6OySr4rIwgwLpXGbD+AiKCgzL3I383Da0M6KpGxhNbGZTuDadfNH9pFKj73MKDhjqgmQ0Y7UKAKIag== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(36840700001)(46966006)(6862004)(26005)(7696005)(55016002)(16526019)(186003)(508600001)(86362001)(7636003)(37006003)(2616005)(5660300002)(356005)(8676002)(316002)(36906005)(426003)(70586007)(4326008)(70206006)(82310400003)(8936002)(336012)(6666004)(36860700001)(36756003)(1076003)(54906003)(6636002)(6286002)(83380400001)(2906002)(47076005); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 17:21:50.6057 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3527e1b1-515a-4045-7240-08d9a2dc4078 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT054.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4234 Subject: [dpdk-dev] [PATCH v2 1/5] common/mlx5: glue MR registration with IOVA X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" From: Michael Baum Add support for rdma-core API to register IOVA MR. The API gets the process VA, size, and IOVA and returns a memory region with space pointed by a specific IOVA. So any access in this MR should come with an address that is relative to the IOVA specified in the API. Fixes: cc07a42da250 ("vdpa/mlx5: prepare memory regions") Cc: stable@dpdk.org Signed-off-by: Michael Baum Signed-off-by: Matan Azrad --- drivers/common/mlx5/linux/meson.build | 2 ++ drivers/common/mlx5/linux/mlx5_glue.c | 18 ++++++++++++++++++ drivers/common/mlx5/linux/mlx5_glue.h | 3 +++ 3 files changed, 23 insertions(+) diff --git a/drivers/common/mlx5/linux/meson.build b/drivers/common/mlx5/linux/meson.build index 2dcd27b778..7909f23e21 100644 --- a/drivers/common/mlx5/linux/meson.build +++ b/drivers/common/mlx5/linux/meson.build @@ -200,6 +200,8 @@ has_sym_args = [ 'MLX5DV_DR_ACTION_FLAGS_ASO_CT_DIRECTION_INITIATOR' ], [ 'HAVE_MLX5_DR_ALLOW_DUPLICATE', 'infiniband/mlx5dv.h', 'mlx5dv_dr_domain_allow_duplicate_rules' ], + [ 'HAVE_MLX5_IBV_REG_MR_IOVA', 'infiniband/verbs.h', + 'ibv_reg_mr_iova' ], ] config = configuration_data() foreach arg:has_sym_args diff --git a/drivers/common/mlx5/linux/mlx5_glue.c b/drivers/common/mlx5/linux/mlx5_glue.c index 037ca961a0..bc6622053f 100644 --- a/drivers/common/mlx5/linux/mlx5_glue.c +++ b/drivers/common/mlx5/linux/mlx5_glue.c @@ -224,6 +224,23 @@ mlx5_glue_reg_mr(struct ibv_pd *pd, void *addr, size_t length, int access) return ibv_reg_mr(pd, addr, length, access); } +static struct ibv_mr * +mlx5_glue_reg_mr_iova(struct ibv_pd *pd, void *addr, size_t length, + uint64_t iova, int access) +{ +#ifdef HAVE_MLX5_IBV_REG_MR_IOVA + return ibv_reg_mr_iova(pd, addr, length, iova, access); +#else + (void)pd; + (void)addr; + (void)length; + (void)iova; + (void)access; + errno = ENOTSUP; + return NULL; +#endif +} + static struct ibv_mr * mlx5_glue_alloc_null_mr(struct ibv_pd *pd) { @@ -1412,6 +1429,7 @@ const struct mlx5_glue *mlx5_glue = &(const struct mlx5_glue) { .destroy_qp = mlx5_glue_destroy_qp, .modify_qp = mlx5_glue_modify_qp, .reg_mr = mlx5_glue_reg_mr, + .reg_mr_iova = mlx5_glue_reg_mr_iova, .alloc_null_mr = mlx5_glue_alloc_null_mr, .dereg_mr = mlx5_glue_dereg_mr, .create_counter_set = mlx5_glue_create_counter_set, diff --git a/drivers/common/mlx5/linux/mlx5_glue.h b/drivers/common/mlx5/linux/mlx5_glue.h index f39ef2dac7..4e6d31f263 100644 --- a/drivers/common/mlx5/linux/mlx5_glue.h +++ b/drivers/common/mlx5/linux/mlx5_glue.h @@ -197,6 +197,9 @@ struct mlx5_glue { int attr_mask); struct ibv_mr *(*reg_mr)(struct ibv_pd *pd, void *addr, size_t length, int access); + struct ibv_mr *(*reg_mr_iova)(struct ibv_pd *pd, void *addr, + size_t length, uint64_t iova, + int access); struct ibv_mr *(*alloc_null_mr)(struct ibv_pd *pd); int (*dereg_mr)(struct ibv_mr *mr); struct ibv_counter_set *(*create_counter_set) From patchwork Mon Nov 8 17:21:10 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matan Azrad X-Patchwork-Id: 104011 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 106B2A0C4E; Mon, 8 Nov 2021 18:22:08 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 9625441143; Mon, 8 Nov 2021 18:21:56 +0100 (CET) Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2085.outbound.protection.outlook.com [40.107.244.85]) by mails.dpdk.org (Postfix) with ESMTP id 814894111F; Mon, 8 Nov 2021 18:21:54 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=CYj5REEfcw191yShMvMNC7nbRNllBazwZJpNLhGmabrywxtUTWxFnc7gTXHEQ+i/T2SVrNvIFKR+O6NaPduPOf3eJfkdt/T3POFtZS+rF1SDtN4biqwSBfqq/Ojlm75OV7XHSR8YNFZnaowzem+2ZQxpeg3z4PXn2WXFTj4Dy2NBL3jrimKZESmDXUDCy9XCbNvptYVGh1+6vWZQM6va+rxsZquYTaloBonUDkHrFXbWG7XiS8mdU6u0Pm9a3rYV0jX13hwkI/TORUrl9K7FVoYuvHNiwXCHvp0bHYNFdAf2cTaMRyWH06Qu2S8vTBa9h/b7djTmeOWDFqWAAaW1ww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6m373ZFLWx9CPerY0RKgubxuUkLitv2bcuJh4c50KV0=; b=NMMkPVoZoHc2rD4qzB+VknkBsmyQ2jGUJjHECg5IAJ59xxlJ+NGineDW6nJL+kZC7Wa08DazS5rVmq/ADhxE5m2rkZYCLzE2xSOjbfxzTGhc1nML2nmiwvKsl9H64q42vdKxYIFWeEUr+WTaQlyAQmyaACR7hfORFaMus0qSqgJakQJD3/JTZppA1DnpTu/DErgIbFCME9pZwq0BOj/K3GsLUzDXF7k/66fJPEv2OxTXE7J7JhPgF6vXO8Sqt7RSBRu8m/smPlVTbazsn4+bpsGp5KzrsifXOvpFsLgrkKQjv8JOOMg6naZ/jtxjFvzYdK8gQJPtY1P51GStGc2Prw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6m373ZFLWx9CPerY0RKgubxuUkLitv2bcuJh4c50KV0=; b=W86RKEL7Q76VF/g3jlfRaJeXkw5gvYB+a4QeBgV1aiS+h7iy6Hw6tWEK1bb7eVQY/aEzoe2TOZ+hQQ4xB7VoWZnd9FlOEu0883VkcgwxRYXPzr8X1aCBpp/hUBD0gwvRtKCbpO+TSSW8PBL+QogHyOXHSk86OfrX5hqUp5SREYzdUL5g6zKjotXEdRSw9rNm7gE2FiM6hc09yrvufNX89oB17HRiElm4HLM98tSJpap6GT7eZq3efa3pkUzw/cZd5IcdjG6aj3a7sViymoesuyIyGCqZUIt3SfoDOrThAb6tHMlTLJ/Bhh4K2zPIX0sRcOBRQ3Wp80i8+Ji3dXP5lQ== Received: from BN9PR03CA0284.namprd03.prod.outlook.com (2603:10b6:408:f5::19) by MW3PR12MB4505.namprd12.prod.outlook.com (2603:10b6:303:5a::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11; Mon, 8 Nov 2021 17:21:52 +0000 Received: from BN8NAM11FT054.eop-nam11.prod.protection.outlook.com (2603:10b6:408:f5:cafe::bf) by BN9PR03CA0284.outlook.office365.com (2603:10b6:408:f5::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11 via Frontend Transport; Mon, 8 Nov 2021 17:21:52 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT054.mail.protection.outlook.com (10.13.177.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4669.10 via Frontend Transport; Mon, 8 Nov 2021 17:21:51 +0000 Received: from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Mon, 8 Nov 2021 17:21:37 +0000 From: Matan Azrad To: Viacheslav Ovsiienko CC: , Thomas Monjalon , , Michael Baum Date: Mon, 8 Nov 2021 19:21:10 +0200 Message-ID: <20211108172113.2241853-3-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108172113.2241853-1-matan@nvidia.com> References: <20211107152919.2158802-1-matan@nvidia.com> <20211108172113.2241853-1-matan@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.5] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 5f642dd9-629e-4384-a3fd-08d9a2dc4110 X-MS-TrafficTypeDiagnostic: MW3PR12MB4505: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:8273; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: bLmQgaoQdD315EYKoDzf1UIAncYg0/t+hoCLn0002d9DHFKOADrYXbTeKaC46vbQo9H6rlWdU75AfaqtJX2DItO35YqFh2JDGDIrw2xHlcEh8vec3/ycUcofCGdCl7O8XuH8GtQ1/h7P+e9msvyFoZQiRa/3HU+HFPPbAp3zxBFaiI8QByIziPPbemJpjLaCXNygtrmDx4IsYAGwcc9paxvUqenuUZXs5rBfsO2ENG5UEyeWAl98mRpsfzoerOwMonsJEkzG8oRas2w3q6rLzk5k9C8CZHOsnmNLSGZCi6lDEBYQTbiVp6Zn7R+FBqt3y/NwYB3XQPMgzlA+9wWNGB29mClOZjj0uwsr+DdC1uM0wG3LBQ/pVS9i5rXED5E9+3ETOvi1g28Snnch1qVXuOL8/yZ7DNN0CN+o9GYDrbQePrO9ylj1eWxWs2Q5bp/8IBjfKvV2GTVla8Cf3LKW9Y5EUvz+QEk+kYzH0BxYFRuo2vXQv/ZvfDJvtKNMP85Za2Q8NG7dZrIpOMFc2EPa9AcfOLUaRIVWpVAYa+7StBWUsDE7z6jD8CBWPMa5yyEeGTRQHieCcVUGE9h4OnMg6hy5ckznJ7cnP5Tp9atQ6w/JMtBWSGDxu1wfdq267Jd7uXnf4e+9JZuy5cGxn9Ym+qpSw54wyPNu6mP+fFg8CcOEArkNOEPnw8MC12HSlaZwU0erGiELaVjTc0jpvfnFfA== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(46966006)(36840700001)(2906002)(186003)(47076005)(16526019)(26005)(336012)(37006003)(36906005)(6636002)(2616005)(107886003)(36756003)(36860700001)(4326008)(82310400003)(54906003)(426003)(5660300002)(316002)(70206006)(86362001)(55016002)(70586007)(356005)(1076003)(6286002)(508600001)(7696005)(83380400001)(6862004)(8676002)(8936002)(6666004)(7636003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 17:21:51.5031 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5f642dd9-629e-4384-a3fd-08d9a2dc4110 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT054.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW3PR12MB4505 Subject: [dpdk-dev] [PATCH v2 2/5] common/mlx5: add wrapped MR create API X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" The mlx5 PMD uses the kernel mlx5 driver to map physical memory to the HW. Using the Verbs API ibv_reg_mr, a mkey can be created for that. In this case, the mkey is signed on the user ID of the kernel driver. Using the DevX API, a mkey also can be created, but it should point an umem object (represents the specific buffer mapping) created by the kernel. In this case, the mkey is signed on the user ID of the process DevX context. In FW DevX control commands which get mkey as a parameter, there is a security check on the user ID and Verbs mkeys are rejected. Unfortunately, also when using DevX mkey, there is an error in the FW command on umem validation because the umem is not designed to be used for any mkey parameters. As a workaround to the kernel driver/FW issue, it is needed to use a wrapped MR, which is an indirect mkey(created by the DevX API) pointing to direct mkey created by the kernel for any DevX command uses an MR. Add an API to create and destroy this wrapped MR. Fixes: 5382d28c2110 ("net/mlx5: accelerate DV flow counter transactions") Fixes: 9d39e57f21ac ("vdpa/mlx5: support live migration") Cc: stable@dpdk.org Signed-off-by: Michael Baum Signed-off-by: Matan Azrad --- drivers/common/mlx5/linux/mlx5_common_os.c | 56 ++++++++++++++++++++ drivers/common/mlx5/mlx5_common.h | 18 +++++++ drivers/common/mlx5/version.map | 3 ++ drivers/common/mlx5/windows/mlx5_common_os.c | 40 ++++++++++++++ 4 files changed, 117 insertions(+) diff --git a/drivers/common/mlx5/linux/mlx5_common_os.c b/drivers/common/mlx5/linux/mlx5_common_os.c index b516564b79..0d3e24e04e 100644 --- a/drivers/common/mlx5/linux/mlx5_common_os.c +++ b/drivers/common/mlx5/linux/mlx5_common_os.c @@ -744,3 +744,59 @@ mlx5_get_device_guid(const struct rte_pci_addr *dev, uint8_t *guid, size_t len) fclose(id_file); return ret; } + +/* + * Create direct mkey using the kernel ibv_reg_mr API and wrap it with a new + * indirect mkey created by the DevX API. + * This mkey should be used for DevX commands requesting mkey as a parameter. + */ +int +mlx5_os_wrapped_mkey_create(void *ctx, void *pd, uint32_t pdn, void *addr, + size_t length, struct mlx5_pmd_wrapped_mr *pmd_mr) +{ + struct mlx5_klm klm = { + .byte_count = length, + .address = (uintptr_t)addr, + }; + struct mlx5_devx_mkey_attr mkey_attr = { + .pd = pdn, + .klm_array = &klm, + .klm_num = 1, + }; + struct mlx5_devx_obj *mkey; + struct ibv_mr *ibv_mr = mlx5_glue->reg_mr(pd, addr, length, + IBV_ACCESS_LOCAL_WRITE | + (haswell_broadwell_cpu ? 0 : + IBV_ACCESS_RELAXED_ORDERING)); + + if (!ibv_mr) { + rte_errno = errno; + return -rte_errno; + } + klm.mkey = ibv_mr->lkey; + mkey_attr.addr = (uintptr_t)addr; + mkey_attr.size = length; + mkey = mlx5_devx_cmd_mkey_create(ctx, &mkey_attr); + if (!mkey) { + claim_zero(mlx5_glue->dereg_mr(ibv_mr)); + return -rte_errno; + } + pmd_mr->addr = addr; + pmd_mr->len = length; + pmd_mr->obj = (void *)ibv_mr; + pmd_mr->imkey = mkey; + pmd_mr->lkey = mkey->id; + return 0; +} + +void +mlx5_os_wrapped_mkey_destroy(struct mlx5_pmd_wrapped_mr *pmd_mr) +{ + if (!pmd_mr) + return; + if (pmd_mr->imkey) + claim_zero(mlx5_devx_cmd_destroy(pmd_mr->imkey)); + if (pmd_mr->obj) + claim_zero(mlx5_glue->dereg_mr(pmd_mr->obj)); + memset(pmd_mr, 0, sizeof(*pmd_mr)); +} diff --git a/drivers/common/mlx5/mlx5_common.h b/drivers/common/mlx5/mlx5_common.h index 744c6a72b3..62109a671a 100644 --- a/drivers/common/mlx5/mlx5_common.h +++ b/drivers/common/mlx5/mlx5_common.h @@ -429,4 +429,22 @@ mlx5_mr_mb2mr(struct mlx5_common_device *cdev, struct mlx5_mp_id *mp_id, int mlx5_os_open_device(struct mlx5_common_device *cdev, uint32_t classes); int mlx5_os_pd_create(struct mlx5_common_device *cdev); +/* mlx5 PMD wrapped MR struct. */ +struct mlx5_pmd_wrapped_mr { + uint32_t lkey; + void *addr; + size_t len; + void *obj; /* verbs mr object or devx umem object. */ + void *imkey; /* DevX indirect mkey object. */ +}; + +__rte_internal +int +mlx5_os_wrapped_mkey_create(void *ctx, void *pd, uint32_t pdn, void *addr, + size_t length, struct mlx5_pmd_wrapped_mr *pmd_mr); + +__rte_internal +void +mlx5_os_wrapped_mkey_destroy(struct mlx5_pmd_wrapped_mr *pmd_mr); + #endif /* RTE_PMD_MLX5_COMMON_H_ */ diff --git a/drivers/common/mlx5/version.map b/drivers/common/mlx5/version.map index 6e17a7b8b8..28d685a7c6 100644 --- a/drivers/common/mlx5/version.map +++ b/drivers/common/mlx5/version.map @@ -133,6 +133,9 @@ INTERNAL { mlx5_os_umem_dereg; mlx5_os_umem_reg; + mlx5_os_wrapped_mkey_create; + mlx5_os_wrapped_mkey_destroy; + mlx5_realloc; mlx5_translate_port_name; # WINDOWS_NO_EXPORT diff --git a/drivers/common/mlx5/windows/mlx5_common_os.c b/drivers/common/mlx5/windows/mlx5_common_os.c index ea478d7395..0d03344343 100644 --- a/drivers/common/mlx5/windows/mlx5_common_os.c +++ b/drivers/common/mlx5/windows/mlx5_common_os.c @@ -390,3 +390,43 @@ mlx5_os_set_reg_mr_cb(mlx5_reg_mr_t *reg_mr_cb, mlx5_dereg_mr_t *dereg_mr_cb) *reg_mr_cb = mlx5_os_reg_mr; *dereg_mr_cb = mlx5_os_dereg_mr; } + +/* + * In Windows, no need to wrap the MR, no known issue for it in kernel. + * Use the regular function to create direct MR. + */ +int +mlx5_os_wrapped_mkey_create(void *ctx, void *pd, uint32_t pdn, void *addr, + size_t length, struct mlx5_pmd_wrapped_mr *wpmd_mr) +{ + struct mlx5_pmd_mr pmd_mr = {0}; + int ret = mlx5_os_reg_mr(pd, addr, length, &pmd_mr); + + (void)pdn; + (void)ctx; + if (ret != 0) + return -1; + wpmd_mr->addr = addr; + wpmd_mr->len = length; + wpmd_mr->obj = pmd_mr.obj; + wpmd_mr->imkey = pmd_mr.mkey; + wpmd_mr->lkey = pmd_mr.mkey->id; + return 0; +} + +void +mlx5_os_wrapped_mkey_destroy(struct mlx5_pmd_wrapped_mr *wpmd_mr) +{ + struct mlx5_pmd_mr pmd_mr; + + if (!wpmd_mr) + return; + pmd_mr.addr = wpmd_mr->addr; + pmd_mr.len = wpmd_mr->len; + pmd_mr.obj = wpmd_mr->obj; + pmd_mr.mkey = wpmd_mr->imkey; + pmd_mr.lkey = wpmd_mr->lkey; + mlx5_os_dereg_mr(&pmd_mr); + memset(wpmd_mr, 0, sizeof(*wpmd_mr)); +} + From patchwork Mon Nov 8 17:21:11 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matan Azrad X-Patchwork-Id: 104013 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id EDD0DA0C4E; Mon, 8 Nov 2021 18:22:23 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id D382A4113C; Mon, 8 Nov 2021 18:22:00 +0100 (CET) Received: from NAM12-BN8-obe.outbound.protection.outlook.com (mail-bn8nam12on2062.outbound.protection.outlook.com [40.107.237.62]) by mails.dpdk.org (Postfix) with ESMTP id D7A2441151; Mon, 8 Nov 2021 18:21:58 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=eo5pcBez9wCYN1wMuDoLLZePdoPxN0TMs8hrJ/IvrY8LygGjRO0EWCBZBkIz+8nqPzvseWGauAsdmI9WKocDxkCtT1za3F82TpKWmS6zD7zE8gHgYZ9xRJeyGI4hX7OJiN+j+DdNnM4kWoIJJns5NseoAYYCEdBmet4l5mRoDdY0eksyCOYj9BrAJn+Qzo0HIfL/FzUm5SyCu8vGP2bpL78gN12+6Wkt7qWh0ElCgUGtr53+2a+hQVX24k7YCyGcKfpuZI8p72CivjKwk6MF+Cquc7UECcpG91+n2ZyDAADSax18Y6DvQfZTNXtb3sGqZut1T0AO1HloPYiK7CFTCw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=lmJsMikXnPydeGxO45Kyp2IgVhTo2Nuaf47Bnq7tpDs=; b=TPV6HybYVyuA9wS3fqTTrpAMGiGGevjEwai9dvL/9krZCtyf2/Wn/nO8qjrdsja2dj7xgXu/MAHqOqfHdiFDJJYcLEjAOEIbjjCrx5Sj8QeAQKSMGsDvX0iiDRwg1CunvlCdLCgXmoOY/VX4B2c5w4teGHomyok5UclN6qFNrTIIERtAxYXJJiZfXVKaIbh+QRwQLDR/GkmHa6LkRfRJ6pj5CiqcGmGa2Hs79ZvplZkdq6wwckIw8FvjfhiLv8WkSlY7eLwF8xAxyB2OchDn9D351bsEBsxWqFXiBuIsUQVhtwuLBIYtdFimdPziGAh8YBOItA3C+tlCMM2YVZ034g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lmJsMikXnPydeGxO45Kyp2IgVhTo2Nuaf47Bnq7tpDs=; b=AKKpc9hbVZgGplNoIJD3fGkN730kQ5TDIgw2DcG3o+WQ76rXEb+z71IKUmf67r+mNxfWKOPKxfkn7wp+AmuhH64/qs8ClLgfZFqe4HeRfwMS+Vjqk1F3OUg6lQ19/g6QPZu8VGW8rIDEvbvtxkGgJMnjGF6lXEVIHtaoOtQelBwUodN3qcx9VnVXGOq85n45r3Kzd6Zuw9OaucSBwjq91CwmjORUg/a+0j882v+gUZ5H/fHRhaM53SXxDgpOdDMjQJwewri/D8Z400/Ins/cQCMt8dFYmWoui8DHleH+CcnlTll7mPOmxTlYJUuDKM4nLx/3YoQaAJEwdxwDS4s9yA== Received: from BN9PR03CA0280.namprd03.prod.outlook.com (2603:10b6:408:f5::15) by BY5PR12MB3971.namprd12.prod.outlook.com (2603:10b6:a03:1a5::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11; Mon, 8 Nov 2021 17:21:54 +0000 Received: from BN8NAM11FT054.eop-nam11.prod.protection.outlook.com (2603:10b6:408:f5:cafe::63) by BN9PR03CA0280.outlook.office365.com (2603:10b6:408:f5::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.13 via Frontend Transport; Mon, 8 Nov 2021 17:21:54 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT054.mail.protection.outlook.com (10.13.177.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4669.10 via Frontend Transport; Mon, 8 Nov 2021 17:21:53 +0000 Received: from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Mon, 8 Nov 2021 17:21:39 +0000 From: Matan Azrad To: Viacheslav Ovsiienko CC: , Thomas Monjalon , , Michael Baum Date: Mon, 8 Nov 2021 19:21:11 +0200 Message-ID: <20211108172113.2241853-4-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108172113.2241853-1-matan@nvidia.com> References: <20211107152919.2158802-1-matan@nvidia.com> <20211108172113.2241853-1-matan@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.5] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 1c81c36d-f4b5-46bc-2fe7-08d9a2dc422f X-MS-TrafficTypeDiagnostic: BY5PR12MB3971: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:38; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 0VZlJypsWH0ObQpW4+rpbqjCVa1/73aj18E4fYKglUQOXuJn0ZFUBx0sSjYGitRoZipZtH6/cgYtfqfgCuO1quftiYYYziyCniuOHWMQAIU/qYYILs+oKCv0K75wHjk5u7W+P+dhbdZ1iHv3nJSCmgNQmXJT4SOUIUvmQqPGvszUV9xhtV55fW0KcMO5P5LA6I00clZiCskvnlD5RwoZR6jy9DF8VY0MOr139+3oIBwwY1U+gQ0T/l+naiATwlldeRu6qI8dl4MedhsYhMwM9DIsV3Yt+/c1lXP7JEwdru16d83keil/ZngarmWFtdWXtaKGzCsAGWNBtSC+mFoJ2h/TZ69cCulmx+bkD+ngKidNf61TKWtVrUpoAqiMWvqXV8PjvLrWGkprQ47oL938yb9S0JAnCYm2GQcZqexctwPyKRhJcm2cCgLrurv9VaLxWGkSPjDRT2R1pLmWfHOzSYGwP66v0LCYCG/yACvuw4viGM/RWBHU4zlX0Z/01DxqAAS+ODTupXyg9DKqGOltfHsR5qPw+d8uFVgZQ4xSe4yMurX2+yVqCjX3ug0l1aJO7J6XBcSvfDQ1cX+EmrWkElb9mKt0X4cZOMb8aCcxfiV+pL29KIIAfUAX61R5QVrRdS2RZovLiM7PFFjj2np3b+98kX+9JNmYV57R4cnxbrSDwf+jtjydRGpslQq/qvMTK+muUU8nU9yJMs/aUeAbAuKaKI6fK864x+vdy0wGhfM= X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(36840700001)(46966006)(86362001)(2616005)(6286002)(2906002)(336012)(4326008)(83380400001)(36756003)(26005)(54906003)(107886003)(6862004)(426003)(6666004)(186003)(5660300002)(16526019)(55016002)(37006003)(7636003)(316002)(36906005)(7696005)(82310400003)(8936002)(36860700001)(1076003)(70586007)(8676002)(508600001)(70206006)(6636002)(47076005)(356005)(14143004); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 17:21:53.4600 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1c81c36d-f4b5-46bc-2fe7-08d9a2dc422f X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT054.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BY5PR12MB3971 Subject: [dpdk-dev] [PATCH v2 3/5] vdpa/mlx5: workaround dirty bitmap MR creation X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Due to kernel driver/FW issues in direct MKEY creation using the DevX API, this patch replaces the dirty bitmap MR creation to use wrapped mkey instead. Fixes: 9d39e57f21ac ("vdpa/mlx5: support live migration") Cc: stable@dpdk.org Signed-off-by: Michael Baum Signed-off-by: Matan Azrad --- drivers/vdpa/mlx5/mlx5_vdpa.h | 1 + drivers/vdpa/mlx5/mlx5_vdpa_lm.c | 37 ++++++------------------------- drivers/vdpa/mlx5/mlx5_vdpa_mem.c | 2 ++ 3 files changed, 10 insertions(+), 30 deletions(-) diff --git a/drivers/vdpa/mlx5/mlx5_vdpa.h b/drivers/vdpa/mlx5/mlx5_vdpa.h index a6c9404cb0..3a7cf088b8 100644 --- a/drivers/vdpa/mlx5/mlx5_vdpa.h +++ b/drivers/vdpa/mlx5/mlx5_vdpa.h @@ -147,6 +147,7 @@ struct mlx5_vdpa_priv { struct mlx5_vdpa_steer steer; struct mlx5dv_var *var; void *virtq_db_addr; + struct mlx5_pmd_wrapped_mr lm_mr; SLIST_HEAD(mr_list, mlx5_vdpa_query_mr) mr_list; struct mlx5_vdpa_virtq virtqs[]; }; diff --git a/drivers/vdpa/mlx5/mlx5_vdpa_lm.c b/drivers/vdpa/mlx5/mlx5_vdpa_lm.c index 3e8d9eb9a2..45a968bb6a 100644 --- a/drivers/vdpa/mlx5/mlx5_vdpa_lm.c +++ b/drivers/vdpa/mlx5/mlx5_vdpa_lm.c @@ -36,38 +36,21 @@ int mlx5_vdpa_dirty_bitmap_set(struct mlx5_vdpa_priv *priv, uint64_t log_base, uint64_t log_size) { - struct mlx5_devx_mkey_attr mkey_attr = { - .addr = (uintptr_t)log_base, - .size = log_size, - .pd = priv->cdev->pdn, - .pg_access = 1, - }; struct mlx5_devx_virtq_attr attr = { .type = MLX5_VIRTQ_MODIFY_TYPE_DIRTY_BITMAP_PARAMS, .dirty_bitmap_addr = log_base, .dirty_bitmap_size = log_size, }; - struct mlx5_vdpa_query_mr *mr = rte_malloc(__func__, sizeof(*mr), 0); int i; + int ret = mlx5_os_wrapped_mkey_create(priv->cdev->ctx, priv->cdev->pd, + priv->cdev->pdn, (void *)log_base, + log_size, &priv->lm_mr); - if (!mr) { - DRV_LOG(ERR, "Failed to allocate mem for lm mr."); + if (!ret) { + DRV_LOG(ERR, "Failed to allocate wrapped MR for lm."); return -1; } - mr->umem = mlx5_glue->devx_umem_reg(priv->cdev->ctx, - (void *)(uintptr_t)log_base, - log_size, IBV_ACCESS_LOCAL_WRITE); - if (!mr->umem) { - DRV_LOG(ERR, "Failed to register umem for lm mr."); - goto err; - } - mkey_attr.umem_id = mr->umem->umem_id; - mr->mkey = mlx5_devx_cmd_mkey_create(priv->cdev->ctx, &mkey_attr); - if (!mr->mkey) { - DRV_LOG(ERR, "Failed to create Mkey for lm."); - goto err; - } - attr.dirty_bitmap_mkey = mr->mkey->id; + attr.dirty_bitmap_mkey = priv->lm_mr.lkey; for (i = 0; i < priv->nr_virtqs; ++i) { attr.queue_index = i; if (!priv->virtqs[i].virtq) { @@ -78,15 +61,9 @@ mlx5_vdpa_dirty_bitmap_set(struct mlx5_vdpa_priv *priv, uint64_t log_base, goto err; } } - mr->is_indirect = 0; - SLIST_INSERT_HEAD(&priv->mr_list, mr, next); return 0; err: - if (mr->mkey) - mlx5_devx_cmd_destroy(mr->mkey); - if (mr->umem) - mlx5_glue->devx_umem_dereg(mr->umem); - rte_free(mr); + mlx5_os_wrapped_mkey_destroy(&priv->lm_mr); return -1; } diff --git a/drivers/vdpa/mlx5/mlx5_vdpa_mem.c b/drivers/vdpa/mlx5/mlx5_vdpa_mem.c index f551a094cd..d7707bbd91 100644 --- a/drivers/vdpa/mlx5/mlx5_vdpa_mem.c +++ b/drivers/vdpa/mlx5/mlx5_vdpa_mem.c @@ -31,6 +31,8 @@ mlx5_vdpa_mem_dereg(struct mlx5_vdpa_priv *priv) entry = next; } SLIST_INIT(&priv->mr_list); + if (priv->lm_mr.addr) + mlx5_os_wrapped_mkey_destroy(&priv->lm_mr); if (priv->null_mr) { claim_zero(mlx5_glue->dereg_mr(priv->null_mr)); priv->null_mr = NULL; From patchwork Mon Nov 8 17:21:12 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matan Azrad X-Patchwork-Id: 104012 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 5B804A0C4E; Mon, 8 Nov 2021 18:22:15 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id B51FF4114A; Mon, 8 Nov 2021 18:21:58 +0100 (CET) Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2089.outbound.protection.outlook.com [40.107.244.89]) by mails.dpdk.org (Postfix) with ESMTP id 48C6B4114A; Mon, 8 Nov 2021 18:21:57 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=AY5LjcWAtq9BheH1kpL0WbFMcNTRA+gyDjO8bhCEuOW53TA5pXdovB/KwuZqtNO4WG6SjgIWfEE3FGbx9lmxMfM/D31nrY6V3mFg/The/G3RK30CVx1NjuRM5b8Zeic3sFJNy0jbnebBLfbSgNaFtblQYJYidmtYbVqcxziwNwySDorYPKkiUF+6ex2YI5aTdJLKnubiBb6PeJ08gdQlRKWFvjnqOllVYpI6rxeH3gr+MgnQkWF2lqFG7sc9nJe8+KE9XwLYkdygSZmtRoCuyNiOWUiGCwZXVLvkVtZjwnuVo/49P1yKafrANh1of7YZdRbTjcIZkAtaNcTuy3CjEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=DO/rcYttn5sV90gE4sGEueJVlZf6dKUCl+RAfD2Ounw=; b=Qdh6mDhR/on7edHetR7txMuKjpmc4wIuWHPzHt7pzD7YWuVPH0J5tL906ImCa7SRam8f3KLNSCI0YeU4TO//S/zOOmI7LNjV8S1Akkj4tl3Em0gINUD5Hne/5AnuLQVGCbPIlpAmSRnsDtOQrDWOGogU36Iant+wmKBrLSeTU41s2QBhDo2mWjA6TapidscI40uyz7v9hMSfa6wcMRdHDcZuPiWEmJCAO/jMa2D4tuvZ+01GDxMZbyM5VOiQDvY1myVCqIhac52NS54anC4nTySadLL23iNXt0agtLVOX75nX3t/gysWW4tyKAGHqdPbN5UpWz0BLCHB3VB9IgUrYw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=DO/rcYttn5sV90gE4sGEueJVlZf6dKUCl+RAfD2Ounw=; b=a8NqDk+E2UQ4kUfKntA+Hft8acbPRjllmiNCunmp9VLF/UgMLsi6maJCHgciNABf6VLyWzNUz/SZ/IIhD4RLZ9seF8XeXF6PCbjMIhmDk0NE6igywKyIfSHLQUsvYzhM9926zZv9Er0DpJ4mW9ZcFEDs0a0dPSXJHMigjxdngonvJslfbZeWvSLslJ16FopRWwIo+QkdJZdcR4Ktdo8Ws3DtNifti2max6Rrz6YcIZHB2P1hB/T8f9q+wReAsoLsnQ2BamPFCPTcI3e+ZOwPvUgX/jc9rwn1Dmv5oVnkng0QyBimBcfo1h6KIGCpE3NNFB0pEAA2QpaABmiEstH+Zg== Received: from BN9PR03CA0281.namprd03.prod.outlook.com (2603:10b6:408:f5::16) by DM6PR12MB4515.namprd12.prod.outlook.com (2603:10b6:5:2a1::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.10; Mon, 8 Nov 2021 17:21:55 +0000 Received: from BN8NAM11FT054.eop-nam11.prod.protection.outlook.com (2603:10b6:408:f5:cafe::c9) by BN9PR03CA0281.outlook.office365.com (2603:10b6:408:f5::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11 via Frontend Transport; Mon, 8 Nov 2021 17:21:55 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT054.mail.protection.outlook.com (10.13.177.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4669.10 via Frontend Transport; Mon, 8 Nov 2021 17:21:54 +0000 Received: from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Mon, 8 Nov 2021 17:21:41 +0000 From: Matan Azrad To: Viacheslav Ovsiienko CC: , Thomas Monjalon , Michael Baum , Date: Mon, 8 Nov 2021 19:21:12 +0200 Message-ID: <20211108172113.2241853-5-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108172113.2241853-1-matan@nvidia.com> References: <20211107152919.2158802-1-matan@nvidia.com> <20211108172113.2241853-1-matan@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.5] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 6fbd065b-a303-484c-f38d-08d9a2dc42dd X-MS-TrafficTypeDiagnostic: DM6PR12MB4515: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:130; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: SBa4HYYUxtvK3kVk40eCuv+MIwoH5m6jgotEZOQKAgyXEVJSJ9GbY++iUf0puqpTZmv9ZPge5euTA/oQxNcgX2um8YGOpt61W0SAhLaqF935TXnOjCVVe9HkJgp3mSvzrJi1y5eSnqrDgyPRpqJuXmfdfVw49QhdHks7KXgW/sq3yfZdU5gfcY2ZYpnOsV5tnwW5RZZgJGFtj7ycST6oVWumVm/IP+FEAUKtdr0AanH79KZPaQjFFQSsmQlqsD272kxIVAFJHRbHaOIAGc3bnKcklFfr7KjKzaXO1AX0zGQYJe7LGeXjv0b/tQfqst8zIbopB2fQRBddo10UBmrndg3M1+DYaZZYnsHflp+e4xOZ3dNVB6+lJE0l+WI4f6WnbbyaBO+x4yibSRU0CPIjpBxKYteDVkZVTBx/O0q75wZoAOm5mE/lxwZFuev3WKvjubrZ/vLLEPX09/kspmTmnTmxsKLsA06ku2a+hQnGfpEoyt9pxF2dG6a7iuepVxwHnlLMa8hyhYPtm3eMyQ1q4yTD9aT2T2c0ya6lRSzlVzTSbRhqICZFhQEYolbukOez2JholdocMUcpnAccsqzgCxqwZqjSW62FQaVZC3oQRAF91b9/VOjVLjP8b4oByodt7/+Gn05rEzOHfZ3gg14hsAvibZnuhmbtyjEmORmA9hV8GE2GBQluqfryODlI2j2yAoVZtvZ4lZcivN0VffdhWw== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(36840700001)(46966006)(2906002)(26005)(426003)(86362001)(70586007)(2616005)(36860700001)(336012)(7636003)(356005)(16526019)(55016002)(83380400001)(316002)(82310400003)(8936002)(508600001)(1076003)(36906005)(186003)(6286002)(6666004)(6862004)(37006003)(70206006)(36756003)(6636002)(4326008)(8676002)(54906003)(47076005)(7696005)(5660300002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 17:21:54.5724 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 6fbd065b-a303-484c-f38d-08d9a2dc42dd X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT054.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4515 Subject: [dpdk-dev] [PATCH v2 4/5] vdpa/mlx5: workaround guest MR registrations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" From: Michael Baum Due to kernel issue in direct MKEY creation using the DevX API, this patch replaces the virtio MR creation to use Verbs API. Fixes: cc07a42da250 ("vdpa/mlx5: prepare memory regions") Cc: stable@dpdk.org Signed-off-by: Michael Baum Signed-off-by: Matan Azrad --- drivers/vdpa/mlx5/mlx5_vdpa.h | 8 +++--- drivers/vdpa/mlx5/mlx5_vdpa_mem.c | 41 +++++++++---------------------- 2 files changed, 16 insertions(+), 33 deletions(-) diff --git a/drivers/vdpa/mlx5/mlx5_vdpa.h b/drivers/vdpa/mlx5/mlx5_vdpa.h index 3a7cf088b8..f290fb4895 100644 --- a/drivers/vdpa/mlx5/mlx5_vdpa.h +++ b/drivers/vdpa/mlx5/mlx5_vdpa.h @@ -59,10 +59,10 @@ struct mlx5_vdpa_event_qp { struct mlx5_vdpa_query_mr { SLIST_ENTRY(mlx5_vdpa_query_mr) next; - void *addr; - uint64_t length; - struct mlx5dv_devx_umem *umem; - struct mlx5_devx_obj *mkey; + union { + struct ibv_mr *mr; + struct mlx5_devx_obj *mkey; + }; int is_indirect; }; diff --git a/drivers/vdpa/mlx5/mlx5_vdpa_mem.c b/drivers/vdpa/mlx5/mlx5_vdpa_mem.c index d7707bbd91..b1b9053bff 100644 --- a/drivers/vdpa/mlx5/mlx5_vdpa_mem.c +++ b/drivers/vdpa/mlx5/mlx5_vdpa_mem.c @@ -23,9 +23,10 @@ mlx5_vdpa_mem_dereg(struct mlx5_vdpa_priv *priv) entry = SLIST_FIRST(&priv->mr_list); while (entry) { next = SLIST_NEXT(entry, next); - claim_zero(mlx5_devx_cmd_destroy(entry->mkey)); - if (!entry->is_indirect) - claim_zero(mlx5_glue->devx_umem_dereg(entry->umem)); + if (entry->is_indirect) + claim_zero(mlx5_devx_cmd_destroy(entry->mkey)); + else + claim_zero(mlx5_glue->dereg_mr(entry->mr)); SLIST_REMOVE(&priv->mr_list, entry, mlx5_vdpa_query_mr, next); rte_free(entry); entry = next; @@ -202,7 +203,6 @@ mlx5_vdpa_mem_register(struct mlx5_vdpa_priv *priv) goto error; } DRV_LOG(DEBUG, "Dump fill Mkey = %u.", priv->null_mr->lkey); - memset(&mkey_attr, 0, sizeof(mkey_attr)); for (i = 0; i < mem->nregions; i++) { reg = &mem->regions[i]; entry = rte_zmalloc(__func__, sizeof(*entry), 0); @@ -211,28 +211,15 @@ mlx5_vdpa_mem_register(struct mlx5_vdpa_priv *priv) DRV_LOG(ERR, "Failed to allocate mem entry memory."); goto error; } - entry->umem = mlx5_glue->devx_umem_reg(priv->cdev->ctx, - (void *)(uintptr_t)reg->host_user_addr, - reg->size, IBV_ACCESS_LOCAL_WRITE); - if (!entry->umem) { - DRV_LOG(ERR, "Failed to register Umem by Devx."); - ret = -errno; - goto error; - } - mkey_attr.addr = (uintptr_t)(reg->guest_phys_addr); - mkey_attr.size = reg->size; - mkey_attr.umem_id = entry->umem->umem_id; - mkey_attr.pd = priv->cdev->pdn; - mkey_attr.pg_access = 1; - entry->mkey = mlx5_devx_cmd_mkey_create(priv->cdev->ctx, - &mkey_attr); - if (!entry->mkey) { + entry->mr = mlx5_glue->reg_mr_iova(priv->cdev->pd, + (void *)(uintptr_t)(reg->host_user_addr), + reg->size, reg->guest_phys_addr, + IBV_ACCESS_LOCAL_WRITE); + if (!entry->mr) { DRV_LOG(ERR, "Failed to create direct Mkey."); ret = -rte_errno; goto error; } - entry->addr = (void *)(uintptr_t)(reg->host_user_addr); - entry->length = reg->size; entry->is_indirect = 0; if (i > 0) { uint64_t sadd; @@ -262,12 +249,13 @@ mlx5_vdpa_mem_register(struct mlx5_vdpa_priv *priv) for (k = 0; k < reg->size; k += klm_size) { klm_array[klm_index].byte_count = k + klm_size > reg->size ? reg->size - k : klm_size; - klm_array[klm_index].mkey = entry->mkey->id; + klm_array[klm_index].mkey = entry->mr->lkey; klm_array[klm_index].address = reg->guest_phys_addr + k; klm_index++; } SLIST_INSERT_HEAD(&priv->mr_list, entry, next); } + memset(&mkey_attr, 0, sizeof(mkey_attr)); mkey_attr.addr = (uintptr_t)(mem->regions[0].guest_phys_addr); mkey_attr.size = mem_size; mkey_attr.pd = priv->cdev->pdn; @@ -295,13 +283,8 @@ mlx5_vdpa_mem_register(struct mlx5_vdpa_priv *priv) priv->gpa_mkey_index = entry->mkey->id; return 0; error: - if (entry) { - if (entry->mkey) - mlx5_devx_cmd_destroy(entry->mkey); - if (entry->umem) - mlx5_glue->devx_umem_dereg(entry->umem); + if (entry) rte_free(entry); - } mlx5_vdpa_mem_dereg(priv); rte_errno = -ret; return ret; From patchwork Mon Nov 8 17:21:13 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matan Azrad X-Patchwork-Id: 104014 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 76F9CA0C4E; Mon, 8 Nov 2021 18:22:32 +0100 (CET) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 0702441169; Mon, 8 Nov 2021 18:22:02 +0100 (CET) Received: from NAM02-BN1-obe.outbound.protection.outlook.com (mail-bn1nam07on2060.outbound.protection.outlook.com [40.107.212.60]) by mails.dpdk.org (Postfix) with ESMTP id E316541152; Mon, 8 Nov 2021 18:21:58 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=BtFtqN8MHbKKD7qrrafk4QhKsWjtW7a1grNJZO2KDT4NkoGbwy+vL1lLDz1C0ayu3+v0pfw6k/TTytZjyu62cp3uEbhuBY5bflbxtbA1NO894m3fa/GzisTG7TF4QIm2MpxWxHf8Sf9OZ6FjnNdcbW9KgTvAvgQpjjGKx+O6H1VY8EKnz86RbWTRS4xlh1ISxcT+NBhzcigadYJFmE60gCXpJ2YgfPur2KKRWP3gFiqj3KHECgdxzOs9aINvUCHOANqLzkShhQthxsZpKP67TJPhKURH8+fdxPuTBuAYZya9sUPNoUq1lzdTdEQT1FHNrJS9JenBy/uH2ju1TtwmKw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=lVXJ7lAedzYcFM0C13Dm0Ef1HmInUQzhyrCiM1gyGkY=; b=jD57cEsvp6FQlODYkP2w5R3XEGHzsXJE986QyzB+oeCd1cGTxYG4Z/bYtiZV9FA2Wwk/FnejMA/0cobGJl41hWyDwZr09/JBUZIClJFZfLCqedrD9Wof5eOIarQBkBLJtqIcqh3rXXss7oN0v7ZEEA31aKWPvbvqJoPGDviJ+U9Ow7/EtPJ1EUT9/qflnkzHf+xjqzSvA8/8f3HP481WN4pYlDziqRKey7QSgBcGzWrXu0f+Ovu6SPkbZT0KeHadaLCrU5DDiVDeoKantTCGfUei1pUs8uCg9o6JKT2DM0HfxlTiKlNk6euwmIP8mLZFdbfeTf5ia9AA7t9kfhOp6g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=lVXJ7lAedzYcFM0C13Dm0Ef1HmInUQzhyrCiM1gyGkY=; b=sf6Yhy8cs/Sk6tPp1B+Ef3054GYyig/EatM65k4o49QOtRZDRuX4cyN0/+UQ94cl9PceWw3P+j9/20P2clJvuc4GCqeqGJElbLFZz9RoguIul6LXvNnWMLuLdSez0u/flaN7so6XN917/B3HdXWIgrVBmlU45EMV+bstkz6mgYsJCXrY56zvxyVkQP/l9k5gVVpcjFJQpxDUa75wlBZUl2roGYouu22AoKjUORlsmKoSHqIk6fZczlzKu8Gk4wu5zjVR+7/ZsLqkxUf4lsKAxP/XlSM81Tfq7uQ8WmQBRuxG+1ETlERUfSQq5Tnjq/x2a8JcDjt9U9fSAtV3g8Dy2g== Received: from BN9PR03CA0298.namprd03.prod.outlook.com (2603:10b6:408:f5::33) by DM5PR1201MB0155.namprd12.prod.outlook.com (2603:10b6:4:55::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.10; Mon, 8 Nov 2021 17:21:56 +0000 Received: from BN8NAM11FT054.eop-nam11.prod.protection.outlook.com (2603:10b6:408:f5:cafe::d6) by BN9PR03CA0298.outlook.office365.com (2603:10b6:408:f5::33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.10 via Frontend Transport; Mon, 8 Nov 2021 17:21:56 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by BN8NAM11FT054.mail.protection.outlook.com (10.13.177.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4669.10 via Frontend Transport; Mon, 8 Nov 2021 17:21:56 +0000 Received: from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Mon, 8 Nov 2021 17:21:42 +0000 From: Matan Azrad To: Viacheslav Ovsiienko CC: , Thomas Monjalon , Michael Baum , Date: Mon, 8 Nov 2021 19:21:13 +0200 Message-ID: <20211108172113.2241853-6-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211108172113.2241853-1-matan@nvidia.com> References: <20211107152919.2158802-1-matan@nvidia.com> <20211108172113.2241853-1-matan@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.5] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: f06f11cc-3eeb-4f80-8af7-08d9a2dc43d4 X-MS-TrafficTypeDiagnostic: DM5PR1201MB0155: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:246; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: vqzi5k7TQl6ZKRf8e2URF8STy6ooZFKMCcraJwqZfTG3k5TRpjn6o96FBVAtHx6p8aNZ2TNKPnGzzn53SMSXGsQsL0qkdYNHN3MurOmHewRoePBtZmMscK/s4t/PpRXYlECAAvLqRn6I/OZPfGDvARamOhvuN9trsdEHXC4jhhAEC9o9hnxxFv3AUunrsPDsJ3PcVGsHmSRi7z7WX0S0wswEYyTBHaq+/DivtEufZdhtG/ZSDKTLrVSmPnTzS+ajhWwca1IYZoD5UWo1h5VbOZCVXHdq5SirEjanFx88AfKUlHe1Pdh/EPcd4AetNeLpS/lnxDBMn/J0IdEGFSzhA2mLZBWia//GoUBymOyVU5QarEaNnDQBJQ+qwbUD+K1FkbMsq3m5H/1l6o6VEV6lxbv9otvK56afkt1XL60nOjqlxqdG4Hrd6LxMF0Xs3qhKPaXWOjwDFlHJSWCC4ZBu522+8Ugw5uCg2wQWZYTApTJ3O205FVnpD9KU3ty+cE1iMjSfjwfo4sIob6gkOfQhMCgpYQQXZ/KlUSMHKP48uj4r4bgGYUuZ3XI9olgmMOOG9lPoGC2ME3vGntUy6EuAwdtVuNKtc4yAscNFLj6aKXIANqHxMg9U7aFSEP5QsDfzTSt+7EiTx+b7SOczkX5eb8emlyIDrcXQK8BArHGNXOB6JU96Ee5UXhABpzAAmufjHv5p2/wdKlzMdRWfquGUfg== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(36840700001)(46966006)(316002)(47076005)(70586007)(36860700001)(1076003)(186003)(16526019)(37006003)(82310400003)(55016002)(54906003)(6666004)(26005)(336012)(70206006)(6862004)(426003)(36756003)(36906005)(2616005)(7696005)(4326008)(6286002)(8676002)(5660300002)(6636002)(83380400001)(508600001)(86362001)(2906002)(8936002)(7636003)(356005); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Nov 2021 17:21:56.1934 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f06f11cc-3eeb-4f80-8af7-08d9a2dc43d4 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT054.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR1201MB0155 Subject: [dpdk-dev] [PATCH v2 5/5] net/mlx5: workaround MR creation for flow counter X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" From: Michael Baum Due to kernel driver / FW issues in direct MKEY creation using the DevX API, this patch replaces the counter MR creation to use wrapped mkey API. Fixes: 5382d28c2110 ("net/mlx5: accelerate DV flow counter transactions") Cc: stable@dpdk.org Signed-off-by: Michael Baum Signed-off-by: Matan Azrad --- drivers/net/mlx5/mlx5.c | 8 +------- drivers/net/mlx5/mlx5.h | 5 +---- drivers/net/mlx5/mlx5_flow.c | 25 ++++++------------------- 3 files changed, 8 insertions(+), 30 deletions(-) diff --git a/drivers/net/mlx5/mlx5.c b/drivers/net/mlx5/mlx5.c index 9c8d1cc76f..da21a30390 100644 --- a/drivers/net/mlx5/mlx5.c +++ b/drivers/net/mlx5/mlx5.c @@ -521,7 +521,6 @@ mlx5_flow_aging_init(struct mlx5_dev_ctx_shared *sh) static void mlx5_flow_counters_mng_init(struct mlx5_dev_ctx_shared *sh) { - struct mlx5_hca_attr *attr = &sh->cdev->config.hca_attr; int i; memset(&sh->cmng, 0, sizeof(sh->cmng)); @@ -534,10 +533,6 @@ mlx5_flow_counters_mng_init(struct mlx5_dev_ctx_shared *sh) TAILQ_INIT(&sh->cmng.counters[i]); rte_spinlock_init(&sh->cmng.csl[i]); } - if (sh->devx && !haswell_broadwell_cpu) { - sh->cmng.relaxed_ordering_write = attr->relaxed_ordering_write; - sh->cmng.relaxed_ordering_read = attr->relaxed_ordering_read; - } } /** @@ -552,8 +547,7 @@ mlx5_flow_destroy_counter_stat_mem_mng(struct mlx5_counter_stats_mem_mng *mng) uint8_t *mem = (uint8_t *)(uintptr_t)mng->raws[0].data; LIST_REMOVE(mng, next); - claim_zero(mlx5_devx_cmd_destroy(mng->dm)); - claim_zero(mlx5_os_umem_dereg(mng->umem)); + mlx5_os_wrapped_mkey_destroy(&mng->wm); mlx5_free(mem); } diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index 9307a4f95b..05f2618aed 100644 --- a/drivers/net/mlx5/mlx5.h +++ b/drivers/net/mlx5/mlx5.h @@ -462,8 +462,7 @@ struct mlx5_flow_counter_pool { struct mlx5_counter_stats_mem_mng { LIST_ENTRY(mlx5_counter_stats_mem_mng) next; struct mlx5_counter_stats_raw *raws; - struct mlx5_devx_obj *dm; - void *umem; + struct mlx5_pmd_wrapped_mr wm; }; /* Raw memory structure for the counter statistics values of a pool. */ @@ -494,8 +493,6 @@ struct mlx5_flow_counter_mng { uint8_t pending_queries; uint16_t pool_index; uint8_t query_thread_on; - bool relaxed_ordering_read; - bool relaxed_ordering_write; bool counter_fallback; /* Use counter fallback management. */ LIST_HEAD(mem_mngs, mlx5_counter_stats_mem_mng) mem_mngs; LIST_HEAD(stat_raws, mlx5_counter_stats_raw) free_stat_raws; diff --git a/drivers/net/mlx5/mlx5_flow.c b/drivers/net/mlx5/mlx5_flow.c index 2f30a35525..40625688b0 100644 --- a/drivers/net/mlx5/mlx5_flow.c +++ b/drivers/net/mlx5/mlx5_flow.c @@ -7775,7 +7775,6 @@ mlx5_counter_query(struct rte_eth_dev *dev, uint32_t cnt, static int mlx5_flow_create_counter_stat_mem_mng(struct mlx5_dev_ctx_shared *sh) { - struct mlx5_devx_mkey_attr mkey_attr; struct mlx5_counter_stats_mem_mng *mem_mng; volatile struct flow_counter_stats *raw_data; int raws_n = MLX5_CNT_CONTAINER_RESIZE + MLX5_MAX_PENDING_QUERIES; @@ -7785,6 +7784,7 @@ mlx5_flow_create_counter_stat_mem_mng(struct mlx5_dev_ctx_shared *sh) sizeof(struct mlx5_counter_stats_mem_mng); size_t pgsize = rte_mem_page_size(); uint8_t *mem; + int ret; int i; if (pgsize == (size_t)-1) { @@ -7799,23 +7799,10 @@ mlx5_flow_create_counter_stat_mem_mng(struct mlx5_dev_ctx_shared *sh) } mem_mng = (struct mlx5_counter_stats_mem_mng *)(mem + size) - 1; size = sizeof(*raw_data) * MLX5_COUNTERS_PER_POOL * raws_n; - mem_mng->umem = mlx5_os_umem_reg(sh->cdev->ctx, mem, size, - IBV_ACCESS_LOCAL_WRITE); - if (!mem_mng->umem) { - rte_errno = errno; - mlx5_free(mem); - return -rte_errno; - } - memset(&mkey_attr, 0, sizeof(mkey_attr)); - mkey_attr.addr = (uintptr_t)mem; - mkey_attr.size = size; - mkey_attr.umem_id = mlx5_os_get_umem_id(mem_mng->umem); - mkey_attr.pd = sh->cdev->pdn; - mkey_attr.relaxed_ordering_write = sh->cmng.relaxed_ordering_write; - mkey_attr.relaxed_ordering_read = sh->cmng.relaxed_ordering_read; - mem_mng->dm = mlx5_devx_cmd_mkey_create(sh->cdev->ctx, &mkey_attr); - if (!mem_mng->dm) { - mlx5_os_umem_dereg(mem_mng->umem); + ret = mlx5_os_wrapped_mkey_create(sh->cdev->ctx, sh->cdev->pd, + sh->cdev->pdn, mem, size, + &mem_mng->wm); + if (ret) { rte_errno = errno; mlx5_free(mem); return -rte_errno; @@ -7934,7 +7921,7 @@ mlx5_flow_query_alarm(void *arg) ret = mlx5_devx_cmd_flow_counter_query(pool->min_dcs, 0, MLX5_COUNTERS_PER_POOL, NULL, NULL, - pool->raw_hw->mem_mng->dm->id, + pool->raw_hw->mem_mng->wm.lkey, (void *)(uintptr_t) pool->raw_hw->data, sh->devx_comp,