From patchwork Wed Feb 22 05:33:25 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srikanth Yalavarthi X-Patchwork-Id: 124339 X-Patchwork-Delegate: jerinj@marvell.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 524EA41D37; Wed, 22 Feb 2023 06:33:34 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 350F640697; Wed, 22 Feb 2023 06:33:34 +0100 (CET) Received: from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com [67.231.156.173]) by mails.dpdk.org (Postfix) with ESMTP id E066340693 for ; Wed, 22 Feb 2023 06:33:31 +0100 (CET) Received: from pps.filterd (m0045851.ppops.net [127.0.0.1]) by mx0b-0016f401.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 31M0CZWP020084 for ; Tue, 21 Feb 2023 21:33:31 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=pfpt0220; bh=oR4YMR4PwxqVlfSKndmGF6xcPM9hBtGpUzf7s/PSoz0=; b=T2RT8ak3SZxlBXVriS34z39hwGmewZlCRhH9z73ksqbp/3MmnCCdpKj+wpMJvFf+gdJZ jQzioyWc7dFLHIvxpXCZUWipQEkn5uHZDVLp36579z2DD/vNup1oIZUDB8Paax2eTTxW hm5wAmivTQxHrZ04dJYdYhcNOI6sClS5EQ5GpUqH9FC2ioff1ZRZCH/iSQey1MjDXGUI 9QJggGMfY5+qPxqIWcaem6mI+Y6rObP68BHKu7WUGTG0B5wLoZqSpIR1l3GqvOog7niB Yv0s8Fo99C1E7pgzJ680cBA213WxGUpBz/ku1fSBFjbHbzI7FcbAc01MMM4Qs9Ng94Ii vg== Received: from dc5-exch02.marvell.com ([199.233.59.182]) by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 3nty308by9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT) for ; Tue, 21 Feb 2023 21:33:31 -0800 Received: from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH02.marvell.com (10.69.176.39) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 21 Feb 2023 21:33:28 -0800 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.42 via Frontend Transport; Tue, 21 Feb 2023 21:33:28 -0800 Received: from ml-host-33.caveonetworks.com (unknown [10.110.143.233]) by maili.marvell.com (Postfix) with ESMTP id 7FACA3F7072; Tue, 21 Feb 2023 21:33:28 -0800 (PST) From: Srikanth Yalavarthi To: Nithin Dabilpuram , Kiran Kumar K , Sunil Kumar Kori , Satha Rao CC: , , , , Harman Kalra Subject: [PATCH 1/2] common/cnxk: add cnf10ka A1 platform Date: Tue, 21 Feb 2023 21:33:25 -0800 Message-ID: <20230222053326.17601-1-syalavarthi@marvell.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 X-Proofpoint-GUID: jNS3EN6G_QAWJB-cEG5beV6NMtVR4CQN X-Proofpoint-ORIG-GUID: jNS3EN6G_QAWJB-cEG5beV6NMtVR4CQN X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.930,Hydra:6.0.562,FMLib:17.11.170.22 definitions=2023-02-22_02,2023-02-20_02,2023-02-09_01 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Harman Kalra Adding support for cnf10ka A1 pass Signed-off-by: Harman Kalra --- drivers/common/cnxk/roc_model.c | 1 + drivers/common/cnxk/roc_model.h | 9 ++++++++- 2 files changed, 9 insertions(+), 1 deletion(-) diff --git a/drivers/common/cnxk/roc_model.c b/drivers/common/cnxk/roc_model.c index 04338311ec..9d3ce24231 100644 --- a/drivers/common/cnxk/roc_model.c +++ b/drivers/common/cnxk/roc_model.c @@ -62,6 +62,7 @@ static const struct model_db { {VENDOR_ARM, PART_106xx, 0, 0, ROC_MODEL_CN106xx_A0, "cn10ka_a0"}, {VENDOR_ARM, PART_106xx, 0, 1, ROC_MODEL_CN106xx_A1, "cn10ka_a1"}, {VENDOR_ARM, PART_105xx, 0, 0, ROC_MODEL_CNF105xx_A0, "cnf10ka_a0"}, + {VENDOR_ARM, PART_105xx, 0, 1, ROC_MODEL_CNF105xx_A1, "cnf10ka_a1"}, {VENDOR_ARM, PART_103xx, 0, 0, ROC_MODEL_CN103xx_A0, "cn10kb_a0"}, {VENDOR_ARM, PART_105xxN, 0, 0, ROC_MODEL_CNF105xxN_A0, "cnf10kb_a0"}, {VENDOR_CAVIUM, PART_98xx, 0, 0, ROC_MODEL_CN98xx_A0, "cn98xx_a0"}, diff --git a/drivers/common/cnxk/roc_model.h b/drivers/common/cnxk/roc_model.h index 081c03915c..3f97e548ce 100644 --- a/drivers/common/cnxk/roc_model.h +++ b/drivers/common/cnxk/roc_model.h @@ -29,6 +29,7 @@ struct roc_model { #define ROC_MODEL_CNF105xxN_A0 BIT_ULL(22) #define ROC_MODEL_CN103xx_A0 BIT_ULL(23) #define ROC_MODEL_CN106xx_A1 BIT_ULL(24) +#define ROC_MODEL_CNF105xx_A1 BIT_ULL(25) /* Following flags describe platform code is running on */ #define ROC_ENV_HW BIT_ULL(61) #define ROC_ENV_EMUL BIT_ULL(62) @@ -54,7 +55,7 @@ struct roc_model { ROC_MODEL_CNF95xxN_B0) #define ROC_MODEL_CN106xx (ROC_MODEL_CN106xx_A0 | ROC_MODEL_CN106xx_A1) -#define ROC_MODEL_CNF105xx (ROC_MODEL_CNF105xx_A0) +#define ROC_MODEL_CNF105xx (ROC_MODEL_CNF105xx_A0 | ROC_MODEL_CNF105xx_A1) #define ROC_MODEL_CNF105xxN (ROC_MODEL_CNF105xxN_A0) #define ROC_MODEL_CN103xx (ROC_MODEL_CN103xx_A0) #define ROC_MODEL_CN10K \ @@ -232,6 +233,12 @@ roc_model_is_cnf10ka_a0(void) return roc_model->flag & ROC_MODEL_CNF105xx_A0; } +static inline uint64_t +roc_model_is_cnf10ka_a1(void) +{ + return roc_model->flag & ROC_MODEL_CNF105xx_A1; +} + static inline uint64_t roc_model_is_cnf10kb_a0(void) { From patchwork Wed Feb 22 05:33:26 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srikanth Yalavarthi X-Patchwork-Id: 124340 X-Patchwork-Delegate: jerinj@marvell.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 5DE1241D37; Wed, 22 Feb 2023 06:33:39 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 50D4342D5C; Wed, 22 Feb 2023 06:33:35 +0100 (CET) Received: from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174]) by mails.dpdk.org (Postfix) with ESMTP id 210C040693 for ; Wed, 22 Feb 2023 06:33:32 +0100 (CET) Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 31M5QFBM028257 for ; Tue, 21 Feb 2023 21:33:32 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=pfpt0220; bh=+WXmz4mMHP+1apQIvczOFhIQeFObhhN/esuTYFgFvtg=; b=hw6x07w0hZsduwnMRO5I9c9A5BIGUz8z+D37ZYk6SoABm7J7b93/ME/aYeReTxLg5hTw Ipai+daj4AxMZgcm46WtU/eaBITvBcFdEZUCrucIS7qfHP0QzXyD9EharFvdlo0ZO2M5 0AGXFGdD7IFAcWGws/1+GqEMP7iQ4h1Rvdq1NWBsa2Oa+ACToCLNjVv7FCXXvG796soE klKol15WzMr/OYBhAw7qYLYZXGFLq3uI3rW4hHHOu9P5MS4E+5uLBIKtLNJrb61JgJE+ kw6QkGI5CZXVPFCh1NKMvMmdA+oYZqkpWuDfU+nkgBKZuvK4aiHq47bNMRLGJLuW9xlX 3w== Received: from dc5-exch02.marvell.com ([199.233.59.182]) by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 3nvkax4670-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT) for ; Tue, 21 Feb 2023 21:33:32 -0800 Received: from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH02.marvell.com (10.69.176.39) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 21 Feb 2023 21:33:30 -0800 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.42 via Frontend Transport; Tue, 21 Feb 2023 21:33:30 -0800 Received: from ml-host-33.caveonetworks.com (unknown [10.110.143.233]) by maili.marvell.com (Postfix) with ESMTP id E027F3F706F; Tue, 21 Feb 2023 21:33:29 -0800 (PST) From: Srikanth Yalavarthi To: Nithin Dabilpuram , Kiran Kumar K , Sunil Kumar Kori , Satha Rao CC: , , , , Srikanth Yalavarthi Subject: [PATCH 2/2] common/cnxk: add cn10ka B0 platform Date: Tue, 21 Feb 2023 21:33:26 -0800 Message-ID: <20230222053326.17601-2-syalavarthi@marvell.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230222053326.17601-1-syalavarthi@marvell.com> References: <20230222053326.17601-1-syalavarthi@marvell.com> MIME-Version: 1.0 X-Proofpoint-ORIG-GUID: pgTfAJU3YDG5M_k_qSbm6K8vxGUvlBkj X-Proofpoint-GUID: pgTfAJU3YDG5M_k_qSbm6K8vxGUvlBkj X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.930,Hydra:6.0.562,FMLib:17.11.170.22 definitions=2023-02-22_02,2023-02-20_02,2023-02-09_01 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Adding support for cn10ka B0 pass Signed-off-by: Srikanth Yalavarthi --- drivers/common/cnxk/roc_model.c | 1 + drivers/common/cnxk/roc_model.h | 9 ++++++++- 2 files changed, 9 insertions(+), 1 deletion(-) diff --git a/drivers/common/cnxk/roc_model.c b/drivers/common/cnxk/roc_model.c index 9d3ce24231..e4767ed91f 100644 --- a/drivers/common/cnxk/roc_model.c +++ b/drivers/common/cnxk/roc_model.c @@ -61,6 +61,7 @@ static const struct model_db { } model_db[] = { {VENDOR_ARM, PART_106xx, 0, 0, ROC_MODEL_CN106xx_A0, "cn10ka_a0"}, {VENDOR_ARM, PART_106xx, 0, 1, ROC_MODEL_CN106xx_A1, "cn10ka_a1"}, + {VENDOR_ARM, PART_106xx, 1, 0, ROC_MODEL_CN106xx_B0, "cn10ka_b0"}, {VENDOR_ARM, PART_105xx, 0, 0, ROC_MODEL_CNF105xx_A0, "cnf10ka_a0"}, {VENDOR_ARM, PART_105xx, 0, 1, ROC_MODEL_CNF105xx_A1, "cnf10ka_a1"}, {VENDOR_ARM, PART_103xx, 0, 0, ROC_MODEL_CN103xx_A0, "cn10kb_a0"}, diff --git a/drivers/common/cnxk/roc_model.h b/drivers/common/cnxk/roc_model.h index 3f97e548ce..58046af193 100644 --- a/drivers/common/cnxk/roc_model.h +++ b/drivers/common/cnxk/roc_model.h @@ -30,6 +30,7 @@ struct roc_model { #define ROC_MODEL_CN103xx_A0 BIT_ULL(23) #define ROC_MODEL_CN106xx_A1 BIT_ULL(24) #define ROC_MODEL_CNF105xx_A1 BIT_ULL(25) +#define ROC_MODEL_CN106xx_B0 BIT_ULL(26) /* Following flags describe platform code is running on */ #define ROC_ENV_HW BIT_ULL(61) #define ROC_ENV_EMUL BIT_ULL(62) @@ -54,7 +55,7 @@ struct roc_model { ROC_MODEL_CNF95xxN_A0 | ROC_MODEL_CNF95xxN_A1 | \ ROC_MODEL_CNF95xxN_B0) -#define ROC_MODEL_CN106xx (ROC_MODEL_CN106xx_A0 | ROC_MODEL_CN106xx_A1) +#define ROC_MODEL_CN106xx (ROC_MODEL_CN106xx_A0 | ROC_MODEL_CN106xx_A1 | ROC_MODEL_CN106xx_B0) #define ROC_MODEL_CNF105xx (ROC_MODEL_CNF105xx_A0 | ROC_MODEL_CNF105xx_A1) #define ROC_MODEL_CNF105xxN (ROC_MODEL_CNF105xxN_A0) #define ROC_MODEL_CN103xx (ROC_MODEL_CN103xx_A0) @@ -227,6 +228,12 @@ roc_model_is_cn10ka_a1(void) return roc_model->flag & ROC_MODEL_CN106xx_A1; } +static inline uint64_t +roc_model_is_cn10ka_b0(void) +{ + return roc_model->flag & ROC_MODEL_CN106xx_B0; +} + static inline uint64_t roc_model_is_cnf10ka_a0(void) {