From patchwork Wed Feb 21 06:28:11 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bing Zhao X-Patchwork-Id: 136944 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 1042B43B31; Wed, 21 Feb 2024 07:28:49 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 9302A402ED; Wed, 21 Feb 2024 07:28:48 +0100 (CET) Received: from NAM11-BN8-obe.outbound.protection.outlook.com (mail-bn8nam11on2041.outbound.protection.outlook.com [40.107.236.41]) by mails.dpdk.org (Postfix) with ESMTP id 82533402B9; Wed, 21 Feb 2024 07:28:47 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GKBUXYPBKLd3cirUcH8bFMSjClOKms1NYoo5p9mBllWDI3ygXLhfIng1QipE42mlcIFqD0++asaBiAUfWHx+hVuDk9l/qDwdaop4+UOqn4Ce5DoO+Dd7q8QXHN9xM+GFjUyQ4g7ZPv21ZbWDKO9ajBcRBp82ckcyit06oMcyc1PdDeaaOB27cgVmJnDVlF5jwgynk6Lw8nEJJ59GCYOnaW88dexk5XlyMr8sM1BxFJKKgYHDW0XgpwE6OC87O+krLAjBppAo/dxW9kbK8DmDCf0NXZOsuMwNJ161SacKKwZPrlyxT8v3C8CUOgBFuQiVFRXIGBHlkDaZaoLhPTkPjw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=GK1Zi++ZMjQTD5ijKBbi94ZAK4Pf44nFUCf9KTvbkpo=; b=magpsiy08CNsh5HK6knqAt6kjsjOKsfduN0wy7BXtmMPusKl0VIXHRUkIPlAft2i/emRbGWmfR124wEpspOQRR3xVm7gsrvCySZxy8o2kWH6H98yIMnIiAdXZWJ9Ldfsp589XZ6eZSdSK5YN8X09kVjnAMCoXu8sbpEB3vRYkAl8Uo9OBJ9e7T95CxMSbOZUEtZ4In+07Ad/ks4RWN/wtqGTrYwFEyIU7t7yYKrlj8pSDyWZox9XxMA3+s9Bu18RpE9i0E0reje/yNDcguOQlKvBeDwUheoITyX5jXFqrxv08DSs9FTQHws0Tk46geUHtpyo9hwl2YWgfkow8JQD4w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=GK1Zi++ZMjQTD5ijKBbi94ZAK4Pf44nFUCf9KTvbkpo=; b=HDt/Xj4pyLEyQk7aWoBRA7S+EOUuus/qtexF0VgK7pGlfeqBe1k1ibLITNQQUAq8FT1nJvdmEO0e+PjMTvlV2pYxzz2BmzQVKWYAUNi4EYHOEomEtuwsAqLbnaNXN6GXeGH0x/sCNNXMtgbpPL0+0fjmttZCmYWhTHTKHIdfOK6xKd1a3Tok1CVZ4XwzLvy6oCEU+oN/G4BEEkzCTdQwUjisdHquLzNsU9XA91KOSnHicmPaKI7F4boKhYAgGHuuz83ULQ8bseCY7CIKPWwq+qR1mxE1DPvSPMGUneNGvP+J/z/BncGHiRH6k0y9FdjaRBlRtuk3Hn8DBao7vZdGEQ== Received: from DM5PR07CA0067.namprd07.prod.outlook.com (2603:10b6:4:ad::32) by BL3PR12MB6426.namprd12.prod.outlook.com (2603:10b6:208:3b5::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7316.20; Wed, 21 Feb 2024 06:28:44 +0000 Received: from DS1PEPF0001709D.namprd05.prod.outlook.com (2603:10b6:4:ad:cafe::4) by DM5PR07CA0067.outlook.office365.com (2603:10b6:4:ad::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7292.41 via Frontend Transport; Wed, 21 Feb 2024 06:28:43 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by DS1PEPF0001709D.mail.protection.outlook.com (10.167.18.107) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7292.25 via Frontend Transport; Wed, 21 Feb 2024 06:28:43 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Tue, 20 Feb 2024 22:28:30 -0800 Received: from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Tue, 20 Feb 2024 22:28:26 -0800 From: Bing Zhao To: , , CC: , , , , , Hamdan Igbaria , Erez Shitrit Subject: [PATCH] net/mlx5/hws: set the correct VLAN inner_type value Date: Wed, 21 Feb 2024 08:28:11 +0200 Message-ID: <20240221062811.298696-1-bingz@nvidia.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Originating-IP: [10.126.231.35] X-ClientProxiedBy: rnnvmail201.nvidia.com (10.129.68.8) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DS1PEPF0001709D:EE_|BL3PR12MB6426:EE_ X-MS-Office365-Filtering-Correlation-Id: 1c01f6af-54ca-41f4-8e8e-08dc32a65a08 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: OlMyJJTNwJOpU0oWEUZ+EVVZi7m4R5tr8cuB1J3MEQmPhkC9wqqUJ+ExZ9NT+jAQtCt7DozRqWlMrrh7BMhyRhqmNWAJUEUewoMpB4ATkdowBiDoKY79G6Ni1Z8ZOZezllZvl5PjRyU9RMi9w+FG4dqegM/pQCAKRhbznZ3ILh/Pr9CJYuOb13/iwTlM9vNeOJWIadXA/eaM8Xh/uRKPtwDLR/EZdDQxYRFrP3EZM3gc2kJODfKBxyOt/eG39hXw3bf6NEwPP8KAvg/IVjeYkC9rPFi90snJinq+lnen4iI3VYghi5aU6oCUso7NdVlzWTmYDAVv2liISx0OrCmok3JfbchiVrT4Ez6qQp59UWgD6EXqcGt/SdMG12D9dTJtU2HQJ7oQBFXJbG8X/U3K7nmnOIc/aTuqZm1Pl6CXXhd6GcVf7KG1J11y+FhFvrxJO+/23M8g8D6Rd5Ji5+lDXuXP7vVHVev95QZPjNr5khmsJm0cF0vI8KOEz1M5W4FFvJgbW7GEi8OsAqTd1b/d8tb/sywHAuwRDXFb4X/4zXia8guPSjc9ZYzFsshNIJ2xoW/LVE4L8bENlTXrjEPKdjsMBvHXmtwRgI203FTrsPNESWlGMPY09WDmL8HrYqmouMnp72kv2VHkW4NPgR8QiSGRwn0zOBc4hauYpwY0qgo= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230031)(36860700004)(40470700004)(46966006); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Feb 2024 06:28:43.4206 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1c01f6af-54ca-41f4-8e8e-08dc32a65a08 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DS1PEPF0001709D.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL3PR12MB6426 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Hamdan Igbaria Set the correct VLAN inner_type value, till today the once the VLAN inner_type field was set, an incorrect value was taken instead of the inner_type field. Fixes: c55c2bf35333 ("net/mlx5/hws: add definer layer") Cc: stable@dpdk.org Signed-off-by: Hamdan Igbaria Reviewed-by: Erez Shitrit Acked-by: Suanming Mou --- drivers/net/mlx5/hws/mlx5dr_definer.c | 3 ++- 1 file changed, 2 insertions(+), 1 deletion(-) diff --git a/drivers/net/mlx5/hws/mlx5dr_definer.c b/drivers/net/mlx5/hws/mlx5dr_definer.c index 6585c91e1f..bedf65e66a 100644 --- a/drivers/net/mlx5/hws/mlx5dr_definer.c +++ b/drivers/net/mlx5/hws/mlx5dr_definer.c @@ -197,6 +197,7 @@ struct mlx5dr_definer_conv_data { X(SET, random_number, v->value, rte_flow_item_random) \ X(SET, ib_l4_bth_a, v->hdr.a, rte_flow_item_ib_bth) \ X(SET, cvlan, STE_CVLAN, rte_flow_item_vlan) \ + X(SET_BE16, inner_type, v->inner_type, rte_flow_item_vlan) \ /* Item set function format */ #define X(set_type, func_name, value, item_type) \ @@ -873,7 +874,7 @@ mlx5dr_definer_conv_item_vlan(struct mlx5dr_definer_conv_data *cd, if (m->hdr.eth_proto) { fc = &cd->fc[DR_CALC_FNAME(ETH_TYPE, inner)]; fc->item_idx = item_idx; - fc->tag_set = &mlx5dr_definer_eth_type_set; + fc->tag_set = &mlx5dr_definer_inner_type_set; DR_CALC_SET(fc, eth_l2, l3_ethertype, inner); }