Message ID | 20240918134623.8441-6-viacheslavo@nvidia.com (mailing list archive) |
---|---|
State | Awaiting Upstream |
Delegated to: | Raslan Darawsheh |
Headers |
Return-Path: <dev-bounces@dpdk.org> X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id D8B8B459CC; Wed, 18 Sep 2024 15:47:50 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 7F0F643248; Wed, 18 Sep 2024 15:47:16 +0200 (CEST) Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2088.outbound.protection.outlook.com [40.107.223.88]) by mails.dpdk.org (Postfix) with ESMTP id EC77142FC7; Wed, 18 Sep 2024 15:47:13 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=wq3ih5a6fGrv25JuXn6SV0diUa7SFPq5CTtprXysYQVh7crxtAUu4TAhxS+/iD+HmKpFMw8qbg/ypWlGY53YOjMEOgvcF71CMecoBRanYE41avPeEm2YMM/WSrg6lYTfLThtGVK1h+9K5moFx2BgKMDRz7oGnwsGo0wo06hI/goAq9ppeRuO5ZMA2cC1m5XjwBy2DRX4yQHP0uy1CF4Ac2sjnoUNw2EqXc2cK/7Cr91TMjhfR2kgQ+m7Zbwhs0kZCWttGdqUZKpONA3EUJcKtjQxeRzkUaLoXTcfpAhlbRWLZ+DVvToCmGDAPb8wb/T3/rTaiCxAgeZA9+lijPqNvA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=WxHZ/KZ+fOmWRJZ6xpD0Cwp2+Sekc7yA6omiF5+YhTo=; b=xD9pvDA+na4emLKniazjRwM2tFnwhqIV4L0bL4jWSO8ZmPoyg3MhCnrAcnIcnXuUs0ewbOnlZDM9holtdTBHcEJ3/lN1EdTD9GDOW450kReA3eOZraQk0mYMp1IhCRUvVPxT4i5tLUTVZolqbMWIRBuRuJZRfacSQ3Y8wCUeXmD8rcF8FiFi7+itm8mLOBgXJ896dBZAD5aT+IGtnfMNgost3gluQAlVMKyI/Ah2wHMW9MGsvCQdC5k0hYiElT7J0Q1HuO1ICe+Wtx4toqN9moHptEzNM4xxB40XWOHdiUQxp0+8mV0pSDlyWyKdjyB81T7gTkg0qpL5fOu3q8t9lA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=WxHZ/KZ+fOmWRJZ6xpD0Cwp2+Sekc7yA6omiF5+YhTo=; b=p4VzYmW6xxdptz1DePYbr/aE3qso5FKWmVbqx6ZDh0PQQMaluXXflnVK3Mx/Aufz367nKYMzBdG1O31bXKbwZKax21aJ9gD4D5gZeIFx9f4iRQG/vNNfsnt7w5FKIQFa8KfKMH4nLk8EiAOeZHKzovH9Lh727VC7LuY1fxY+AVsyi0Mq3+syzycQMGcB4pE62u2G0wF/P4yvPEeA1p6D3Mhi06WSRo7KxpS0oT8wdLqv7Wo8k+M/RWAm0MR7jNqTzXpz7V1+2rxw23SNDb/63SSbs7PxAZsvgO6J82mIyz3Wn2DQ1AXvK8lRT1e35Bn0p43SgkqVzCoT73id6MSQgQ== Received: from CH2PR16CA0001.namprd16.prod.outlook.com (2603:10b6:610:50::11) by MN2PR12MB4318.namprd12.prod.outlook.com (2603:10b6:208:1d8::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7982.17; Wed, 18 Sep 2024 13:47:10 +0000 Received: from CH3PEPF00000014.namprd21.prod.outlook.com (2603:10b6:610:50:cafe::13) by CH2PR16CA0001.outlook.office365.com (2603:10b6:610:50::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7939.30 via Frontend Transport; Wed, 18 Sep 2024 13:47:10 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CH3PEPF00000014.mail.protection.outlook.com (10.167.244.119) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8005.1 via Frontend Transport; Wed, 18 Sep 2024 13:47:10 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Wed, 18 Sep 2024 06:46:58 -0700 Received: from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.4; Wed, 18 Sep 2024 06:46:55 -0700 From: Viacheslav Ovsiienko <viacheslavo@nvidia.com> To: <dev@dpdk.org> CC: <matan@nvidia.com>, <rasland@nvidia.com>, <orika@nvidia.com>, <dsosnowski@nvidia.com>, <stable@dpdk.org> Subject: [PATCH v2 5/9] net/mlx5: fix number of supported flex parsers Date: Wed, 18 Sep 2024 16:46:19 +0300 Message-ID: <20240918134623.8441-6-viacheslavo@nvidia.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240918134623.8441-1-viacheslavo@nvidia.com> References: <20240911160458.524732-1-viacheslavo@nvidia.com> <20240918134623.8441-1-viacheslavo@nvidia.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.126.230.35] X-ClientProxiedBy: rnnvmail203.nvidia.com (10.129.68.9) To rnnvmail201.nvidia.com (10.129.68.8) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CH3PEPF00000014:EE_|MN2PR12MB4318:EE_ X-MS-Office365-Filtering-Correlation-Id: e9c4783e-7248-4431-c51a-08dcd7e864d3 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230040|376014|1800799024|36860700013|82310400026; X-Microsoft-Antispam-Message-Info: cNMaiLFRe2Jg3X3aEByGqUAoCNZrz9sDG6htYUcFrHNUsEI7dGua5mmsTJws5CR1zoslXIJ8wT3Y/i/c7K3VAqb1pDx62ElTwyBsjAUW2irbLv99cPkMD811kerpJtvnYCE112K8g76iPIt2LnXsJ0Y3i2T8fbOxT9BOMsFEljlWSXIS0lYIousYg/dAdwf6IckxeK25ZpJnj9VOpgd6o/6LDaKojEOBaewztPFX6NXp0hm2XB1EGNGhq50ErYemW7tCm8Q1fzF8hufBk5iqpJacTyzJw8CdwCFr+EanC023ik0ifomfM/+DRDy9h0EGpFJJM6in4fq1FKZMI/Kj81XdJVq3ZA0zIJg0njMyW5Ga6arBpAdjsw9deZSwquF1oNFwbYUMMbue7JkrxMSNiq4l4t809P3LVgqTCl/rb351DsoVKqzq74eOySTSNJk6cqsECkCZqXEU5tb0tfPwD9ZQAXYODUTWpBizbsVGQNXZbaNwfl4at2RlLOyUP7sl/tkUNXiu0hl3q7S8k+ScNX4lkAlF3ew2YqbR4O858c/GN2rohkW3f+fr3Kg9yt2dee05LFU40kkZ8a2xvaOr1PNjp7SMX71aj+gT6NXI4zyUJNSdRmM0C+WZZ4YeS6TRwFmwE9gRlcj3a8GKp3bWhZsqsigR8HCSjbysnUwksF9bV9QKyuAsOiVdsWcvo0MixZTMaRuywVvTqRtMc7fpmTMx/dd6vsYqIGo3/BhZQaIE6y3LOToujawwezCvhX9HVas4cUeGuqnE/1lCNVIN1klGNl5GqfCv0yMrwPETUNEgjW2Zt8k9+seRBQW0T3Klhr4ExXq6Mi5p+Nn7aLa7AYdBofMFVojXAoXd2TL1037zQ/QqSFpdsiNz5r62T28NXRffzbAKgd4ZaCFpcsbYijW3yeIOaQ5xls8J/3BCVwUQoX8lI1A/nVCiukJCqJ9Kkm5tMUIwMZmm6DnA+dsVBdZdEZZq+6PIlfuFzNbmW3NkXh8u+EkBoaNraHrrxmBikMNiqCcsJ/dk+wtkS6AVM0urUZo2N8oYCM7sKeFVHpYQmanZl0FM8IpLGRULPkpHLqnpIB3tqIfnQb6Itb3ndp7U8Cso7gZoQSvz0qy6FBJ/vXHMEeElfVPDlE0jUCauhf3nTyelhlXshZyK3v3zAW37bCM97iRCbDrgMPKEa9+dSOtzug7NW1mOW8zhffRuVvyKzCvBWnbvS6HgsdcGcEjIxrV8Ri/o8rBXttIPBD+Phn1OXYU/lIB2bvgoc1JqRumwUcnwG85mLrfIr8XV/zg2KUAPp87U4SVPbJ3/uaGCv7nZo94QsMywiay6PIyksINZnLDKRLZtHldSQfOTTNex1h2KG0/2PrBesHIyBfonG9j+NvZOgqEL1C/AhBN0T308ImOtKEN2iRabwfmUAB0rCkiziX+hG0yt02uCRJLTH0ajK92aKC/mU4ksWH2A X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230040)(376014)(1800799024)(36860700013)(82310400026); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Sep 2024 13:47:10.2033 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e9c4783e-7248-4431-c51a-08dcd7e864d3 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CH3PEPF00000014.namprd21.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR12MB4318 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions <dev.dpdk.org> List-Unsubscribe: <https://mails.dpdk.org/options/dev>, <mailto:dev-request@dpdk.org?subject=unsubscribe> List-Archive: <http://mails.dpdk.org/archives/dev/> List-Post: <mailto:dev@dpdk.org> List-Help: <mailto:dev-request@dpdk.org?subject=help> List-Subscribe: <https://mails.dpdk.org/listinfo/dev>, <mailto:dev-request@dpdk.org?subject=subscribe> Errors-To: dev-bounces@dpdk.org |
Series |
net/mlx5: cumulative fix series for flex item
|
|
Checks
Context | Check | Description |
---|---|---|
ci/checkpatch | success | coding style OK |
Commit Message
Viacheslav Ovsiienko
Sept. 18, 2024, 1:46 p.m. UTC
The hardware supports up to 8 flex parser configurations.
Some of them can be utilized internally by firmware, depending on
the configured profile ("FLEX_PARSER_PROFILE_ENABLE" in NV-setting).
The firmware does not report in capabilities how many flex parser
configuration is remaining available (this is device-wide resource
and can be allocated runtime by other agents - kernel, DPDK
applications, etc.), and once there is no more available parsers
on the parse object creation moment firmware just returns an error.
Fixes: db25cadc0887 ("net/mlx5: add flex item operations")
Cc: stable@dpdk.org
Signed-off-by: Viacheslav Ovsiienko <viacheslavo@nvidia.com>
---
drivers/net/mlx5/mlx5.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
Comments
> -----Original Message----- > From: Slava Ovsiienko <viacheslavo@nvidia.com> > Sent: Wednesday, September 18, 2024 15:46 > To: dev@dpdk.org > Cc: Matan Azrad <matan@nvidia.com>; Raslan Darawsheh > <rasland@nvidia.com>; Ori Kam <orika@nvidia.com>; Dariusz Sosnowski > <dsosnowski@nvidia.com>; stable@dpdk.org > Subject: [PATCH v2 5/9] net/mlx5: fix number of supported flex parsers > > The hardware supports up to 8 flex parser configurations. > Some of them can be utilized internally by firmware, depending on the > configured profile ("FLEX_PARSER_PROFILE_ENABLE" in NV-setting). > The firmware does not report in capabilities how many flex parser configuration > is remaining available (this is device-wide resource and can be allocated runtime > by other agents - kernel, DPDK applications, etc.), and once there is no more > available parsers on the parse object creation moment firmware just returns an > error. > > Fixes: db25cadc0887 ("net/mlx5: add flex item operations") > Cc: stable@dpdk.org > > Signed-off-by: Viacheslav Ovsiienko <viacheslavo@nvidia.com> > --- > drivers/net/mlx5/mlx5.h | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index > 6d163996e4..b1423b6868 100644 > --- a/drivers/net/mlx5/mlx5.h > +++ b/drivers/net/mlx5/mlx5.h > @@ -69,7 +69,7 @@ > #define MLX5_ROOT_TBL_MODIFY_NUM 16 > > /* Maximal number of flex items created on the port.*/ > -#define MLX5_PORT_FLEX_ITEM_NUM 4 > +#define MLX5_PORT_FLEX_ITEM_NUM 8 > > /* Maximal number of field/field parts to map into sample registers .*/ > #define MLX5_FLEX_ITEM_MAPPING_NUM 32 > -- > 2.34.1 Acked-by: Dariusz Sosnowski <dsosnowski@nvidia.com> Resending the Ack for each patch separately, because patchwork assigned my Ack for the series to v1, not v2. Best regards, Dariusz Sosnowski
diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index 6d163996e4..b1423b6868 100644 --- a/drivers/net/mlx5/mlx5.h +++ b/drivers/net/mlx5/mlx5.h @@ -69,7 +69,7 @@ #define MLX5_ROOT_TBL_MODIFY_NUM 16 /* Maximal number of flex items created on the port.*/ -#define MLX5_PORT_FLEX_ITEM_NUM 4 +#define MLX5_PORT_FLEX_ITEM_NUM 8 /* Maximal number of field/field parts to map into sample registers .*/ #define MLX5_FLEX_ITEM_MAPPING_NUM 32