Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/139800/?format=api
{ "id": 139800, "url": "https://patchwork.dpdk.org/api/patches/139800/?format=api", "web_url": "https://patchwork.dpdk.org/project/dpdk/patch/20240502055706.112443-6-mattias.ronnblom@ericsson.com/", "project": { "id": 1, "url": "https://patchwork.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20240502055706.112443-6-mattias.ronnblom@ericsson.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20240502055706.112443-6-mattias.ronnblom@ericsson.com", "date": "2024-05-02T05:57:05", "name": "[RFC,v6,5/6] eal: add atomic bit operations", "commit_ref": null, "pull_url": null, "state": "new", "archived": false, "hash": "4b0014a48bf7be400fd5544073113ea383ed2267", "submitter": { "id": 1077, "url": "https://patchwork.dpdk.org/api/people/1077/?format=api", "name": "Mattias Rönnblom", "email": "mattias.ronnblom@ericsson.com" }, "delegate": { "id": 1, "url": "https://patchwork.dpdk.org/api/users/1/?format=api", "username": "tmonjalo", "first_name": "Thomas", "last_name": "Monjalon", "email": "thomas@monjalon.net" }, "mbox": "https://patchwork.dpdk.org/project/dpdk/patch/20240502055706.112443-6-mattias.ronnblom@ericsson.com/mbox/", "series": [ { "id": 31863, "url": "https://patchwork.dpdk.org/api/series/31863/?format=api", "web_url": "https://patchwork.dpdk.org/project/dpdk/list/?series=31863", "date": "2024-05-02T05:57:00", "name": "Improve EAL bit operations API", "version": 6, "mbox": "https://patchwork.dpdk.org/series/31863/mbox/" } ], "comments": "https://patchwork.dpdk.org/api/patches/139800/comments/", "check": "pending", "checks": "https://patchwork.dpdk.org/api/patches/139800/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 22BF343F65;\n\tThu, 2 May 2024 08:08:20 +0200 (CEST)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id A75FB402EF;\n\tThu, 2 May 2024 08:07:54 +0200 (CEST)", "from EUR02-AM0-obe.outbound.protection.outlook.com\n (mail-am0eur02on2068.outbound.protection.outlook.com [40.107.247.68])\n by mails.dpdk.org (Postfix) with ESMTP id 2FA3E40648\n for <dev@dpdk.org>; Thu, 2 May 2024 08:07:52 +0200 (CEST)", "from DU2PR04CA0018.eurprd04.prod.outlook.com (2603:10a6:10:3b::23)\n by DB9PR07MB8893.eurprd07.prod.outlook.com (2603:10a6:10:301::16) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.29; Thu, 2 May\n 2024 06:07:50 +0000", "from DB1PEPF000509FA.eurprd03.prod.outlook.com\n (2603:10a6:10:3b:cafe::b2) by DU2PR04CA0018.outlook.office365.com\n (2603:10a6:10:3b::23) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.29 via Frontend\n Transport; Thu, 2 May 2024 06:07:50 +0000", "from oa.msg.ericsson.com (192.176.1.74) by\n DB1PEPF000509FA.mail.protection.outlook.com (10.167.242.36) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.7519.19 via Frontend Transport; Thu, 2 May 2024 06:07:50 +0000", "from seliicinfr00049.seli.gic.ericsson.se (153.88.142.248) by\n smtp-central.internal.ericsson.com (100.87.178.67) with Microsoft SMTP Server\n id 15.2.1544.9; Thu, 2 May 2024 08:07:31 +0200", "from breslau.. (seliicwb00002.seli.gic.ericsson.se [10.156.25.100])\n by seliicinfr00049.seli.gic.ericsson.se (Postfix) with ESMTP id\n 03B57380061; Thu, 2 May 2024 08:07:31 +0200 (CEST)" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=D20Z8dfbO+qKA8ZJhYrieLPgxerwDE57A+MqznKUvyopHx4rd4z1dtfyCjIP/hiazWjIwFNDoke7WEvFb569ighmEiQwzCHOd97a6ZH17Z/dODVdVBov1my7z81YCq8mOdGF9+KrNlg/+EUEI/EpJGcPRQX1JWwmBc9uNddeXNyySQAB94mb7NesClKMf53oS6yrwp7xJFQa4BlyOEyF0pY79O+1w5cylPkoM9Z1oI12OQvb246+P4ZxehJ4EL80BYdKCCGn9T0lq9hK3EeFOFsVLDWJUeV4Es9NNniOGEeU7/EJG+L7cRPyDLT5D1CNWa7lDOL70IvbfYqB0uPTwA==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=iix87jH2d/awBLwQeacjw9HkFf5+mqxMKitHxlP8fMg=;\n b=ogwInMXiUMFxpfkcbrWULay+p8b6upJlPzViH+81jKkSJhPt9XQSHqChgjqZwbflQzv+ElG+zMmhsWrzXvITiwlalzgZJNPQLsnDop4o2YAA5VcWuD8Ido1qAHo0LcoLgMZR2eG51nlAfhNRMSmTEFWXCub/qNSofp5HGaasT76A80C88Y6kcf7Br6f65k4nLk7TwQMlx71+yFjAldwb8emuF0PuUWvHtHWSNCeQHNy848XvUQpY6elJ6aZQjnuF1kIcyXyew8bE6lFqrZDLFPcxyffrGckGma3ydBhrYWRqE1QN8TyT2H3xe6y5NV5fle8Q5KvYKAv8JOjWVweNFw==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 192.176.1.74) smtp.rcpttodomain=dpdk.org smtp.mailfrom=ericsson.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=ericsson.com;\n dkim=none (message not signed); arc=none (0)", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=ericsson.com;\n s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=iix87jH2d/awBLwQeacjw9HkFf5+mqxMKitHxlP8fMg=;\n b=RS/72sEWSWwVSXtoZq5JOz5vciStZ9In3Im7p8zpu7ct7SrUD14JEXiCq2Cpp1wPZzrX5JR430cL0m/ddagXAIsSytV6GVdm5Avdolw/0g9InKP4ajQZDVHZ0yeXRRWDqBPY6MbLVz6hXsQmfHdWgv5Ns+IfeS7f1bd264VeO3uBXF5IOUysEuxvnH3U2UcIFPt4vvWJalOlfT9bnnEbVmxyCfNZi7eAB1eGjnS3OTNJiBQ8D3ebF3DTnd+e4gAruTmcdsUQUsFvfXJv0o5/FCPJKJ1MSHLWXi9OfKjL1gKd0wtBWy7ALuMUI4bPU8ZWT/OP9JchfUI/lovNo77wzA==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 192.176.1.74)\n smtp.mailfrom=ericsson.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=ericsson.com;", "Received-SPF": "Pass (protection.outlook.com: domain of ericsson.com designates\n 192.176.1.74 as permitted sender)\n receiver=protection.outlook.com;\n client-ip=192.176.1.74; helo=oa.msg.ericsson.com; pr=C", "From": "=?utf-8?q?Mattias_R=C3=B6nnblom?= <mattias.ronnblom@ericsson.com>", "To": "<dev@dpdk.org>", "CC": "<hofors@lysator.liu.se>, Heng Wang <heng.wang@ericsson.com>,\n \"Stephen Hemminger\" <stephen@networkplumber.org>,\n Tyler Retzlaff <roretzla@linux.microsoft.com>,\n =?utf-8?q?Morten_Br=C3=B8rup?= <mb@smartsharesystems.com>, =?utf-8?q?Mattia?=\n\t=?utf-8?q?s_R=C3=B6nnblom?= <mattias.ronnblom@ericsson.com>", "Subject": "[RFC v6 5/6] eal: add atomic bit operations", "Date": "Thu, 2 May 2024 07:57:05 +0200", "Message-ID": "<20240502055706.112443-6-mattias.ronnblom@ericsson.com>", "X-Mailer": "git-send-email 2.34.1", "In-Reply-To": "<20240502055706.112443-1-mattias.ronnblom@ericsson.com>", "References": "<20240430120810.108928-2-mattias.ronnblom@ericsson.com>\n <20240502055706.112443-1-mattias.ronnblom@ericsson.com>", "MIME-Version": "1.0", "Content-Type": "text/plain; charset=\"UTF-8\"", "Content-Transfer-Encoding": "8bit", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "DB1PEPF000509FA:EE_|DB9PR07MB8893:EE_", "X-MS-Office365-Filtering-Correlation-Id": "a26a1e4a-35c1-4f96-4dd4-08dc6a6e3266", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;ARA:13230031|1800799015|36860700004|376005;", "X-Microsoft-Antispam-Message-Info": "=?utf-8?q?eVGRZz0ztApJ4mW3SX0N4liJDL1Wntz?=\n\t=?utf-8?q?fg8oolRDMOJi45UuX+ET7w8R1MMtqI20ETck2X8Eiy+YuPJ2ekHRPpnCe2zQVVn8P?=\n\t=?utf-8?q?4cGjccKGmk+i3++0HQAb1JPrLfhnIoy2HgDs6do/cLVvrU7QgLAyQK8NQ9nwxZt5X?=\n\t=?utf-8?q?Gl3ZTiBejLnI+Vu4SWPBVnja6TfS5BYqGArIvJy+pokeakKf2jGYpiC5mSDoi1r/F?=\n\t=?utf-8?q?965+swc+KsduQaLv/HIeomOi2hjyqEaQBXo7Bk8WQZNVz9viLttrV1x9qipSkdXU7?=\n\t=?utf-8?q?rNfYERdVP8fRBTl/eL8hw94IFLbX+j75q7GogI0l7C5AZfaHtVxHMMuJsAzP8p/+x?=\n\t=?utf-8?q?jUC4w0yWg1+qjjNUeBHWW1gWfuys3QwqqRysK2cBab0VhsuakOka3y9AFfY5pj9ui?=\n\t=?utf-8?q?z4k4Fgl37ySiLAV9a+RNX7UDG8Dg8s3DN0v8Lq4OvBxJVswvllwf9B5PS9O9rl4nb?=\n\t=?utf-8?q?zpRQ12ZmSA0Bsj+j4vQREBJ1deK/7BazkwoBOjLyYzj+kYeB7HkYdxQ90+wIpUCRF?=\n\t=?utf-8?q?kXNCGKBT4RUEyXbYKMb/0Uewf2iPFhBzu9ZTMwxEP+sjTVrCB0RFw06MgNZdWH369?=\n\t=?utf-8?q?Sgt2+uqD/k8l6yP/MaWrnqvt7tFcgoDiPc3QIuNh2RUNnQ1C1VS1MCKAGjKy1P/Qs?=\n\t=?utf-8?q?5YhDoPG5ATa4CxIPAFKAUhqvN4jtQ7ICim9cJuJ8W0Rr3Soan76btZGChc+3DtjYr?=\n\t=?utf-8?q?+CPk32bIdIEult2XJ7yNPLD7iadSFWALuF84FG4JaG1Y00LiRBx/nAcgwZfXSNX7a?=\n\t=?utf-8?q?VD/PFkPjOh/xKlE8ksTi1ee1RavDmUjjQ5kTfmwLaI612DRAzpO4d9I11tSFs2nVX?=\n\t=?utf-8?q?NT8+tR/uSIOFq453t9dYRvSek1li43a7PFZbHf9Vr7hGdDoV0MTfTItJ52aL/DD3H?=\n\t=?utf-8?q?+r4ncD8lXS5doeRX01ZdyiXjXn3RkLcrXO8fkalT2NVuXSYyiXs/EKzvAEUPMSQRG?=\n\t=?utf-8?q?cE7C4OHPWtn/wYjeG2OiM1o3nDF8VpELdBOlccrIOUVkkcFBYAo4ZTjYsbDM3+l8D?=\n\t=?utf-8?q?PzoLd9+UtxrC81Fzk5ec/hS8LYYabeaL4mTFH7cGoXMXUGQtzCctZ44uhaOqR0j3c?=\n\t=?utf-8?q?WSOJOjQ6Vz7OYErIyGm3NLwb0dx14krmXnrzJzfkQGQ3gnLqWiU/wx9Vu8iUtGkS5?=\n\t=?utf-8?q?1Jd+SjJJ009Nno4mXrehsSZD+EaRYTLKna160szvs5lI0M9ntRd8Upw5ANAsJtt2I?=\n\t=?utf-8?q?tM9kKz2FbyVYjFtEZ2dyw9C5HuFjvRlzhzUN6PlCDbw1Ckq8tE6BmYFvOTpg08AvC?=\n\t=?utf-8?q?5O/jZwL5OHGdEGwe20274HHKE8mC180uO94vjQrCFdY7ZNvygKiOj4xZ2WzkxD7p+?=\n\t=?utf-8?q?UbjGb4p2iG5J?=", "X-Forefront-Antispam-Report": "CIP:192.176.1.74; CTRY:SE; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:oa.msg.ericsson.com; PTR:office365.se.ericsson.net;\n CAT:NONE; SFS:(13230031)(1800799015)(36860700004)(376005); DIR:OUT; SFP:1101;", "X-OriginatorOrg": "ericsson.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "02 May 2024 06:07:50.3498 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n a26a1e4a-35c1-4f96-4dd4-08dc6a6e3266", "X-MS-Exchange-CrossTenant-Id": "92e84ceb-fbfd-47ab-be52-080c6b87953f", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=92e84ceb-fbfd-47ab-be52-080c6b87953f; Ip=[192.176.1.74];\n Helo=[oa.msg.ericsson.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n DB1PEPF000509FA.eurprd03.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DB9PR07MB8893", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Add atomic bit test/set/clear/assign/flip and\ntest-and-set/clear/assign/flip functions.\n\nAll atomic bit functions allow (and indeed, require) the caller to\nspecify a memory order.\n\nRFC v6:\n * Have rte_bit_atomic_test() accept const-marked bitsets.\n\nRFC v4:\n * Add atomic bit flip.\n * Mark macro-generated private functions experimental.\n\nRFC v3:\n * Work around lack of C++ support for _Generic (Tyler Retzlaff).\n\nRFC v2:\n o Add rte_bit_atomic_test_and_assign() (for consistency).\n o Fix bugs in rte_bit_atomic_test_and_[set|clear]().\n o Use <rte_stdatomics.h> to support MSVC.\n\nSigned-off-by: Mattias Rönnblom <mattias.ronnblom@ericsson.com>\nAcked-by: Morten Brørup <mb@smartsharesystems.com>\nAcked-by: Tyler Retzlaff <roretzla@linux.microsoft.com>\n---\n lib/eal/include/rte_bitops.h | 428 +++++++++++++++++++++++++++++++++++\n 1 file changed, 428 insertions(+)", "diff": "diff --git a/lib/eal/include/rte_bitops.h b/lib/eal/include/rte_bitops.h\nindex caec4f36bb..9cde982113 100644\n--- a/lib/eal/include/rte_bitops.h\n+++ b/lib/eal/include/rte_bitops.h\n@@ -21,6 +21,7 @@\n \n #include <rte_compat.h>\n #include <rte_debug.h>\n+#include <rte_stdatomic.h>\n \n #ifdef __cplusplus\n extern \"C\" {\n@@ -399,6 +400,202 @@ extern \"C\" {\n \t\t uint32_t *: __rte_bit_once_flip32,\t\t\\\n \t\t uint64_t *: __rte_bit_once_flip64)(addr, nr)\n \n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Test if a particular bit in a word is set with a particular memory\n+ * order.\n+ *\n+ * Test a bit with the resulting memory load ordered as per the\n+ * specified memory order.\n+ *\n+ * @param addr\n+ * A pointer to the word to query.\n+ * @param nr\n+ * The index of the bit.\n+ * @param memory_order\n+ * The memory order to use. See <rte_stdatomics.h> for details.\n+ * @return\n+ * Returns true if the bit is set, and false otherwise.\n+ */\n+#define rte_bit_atomic_test(addr, nr, memory_order)\t\t\t\\\n+\t_Generic((addr),\t\t\t\t\t\t\\\n+\t\t uint32_t *: __rte_bit_atomic_test32,\t\t\t\\\n+\t\t const uint32_t *: __rte_bit_atomic_test32,\t\t\\\n+\t\t uint64_t *: __rte_bit_atomic_test64,\t\t\t\\\n+\t\t const uint64_t *: __rte_bit_atomic_test64)(addr, nr,\t\\\n+\t\t\t\t\t\t\t memory_order)\n+\n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Atomically set bit in word.\n+ *\n+ * Atomically set bit specified by @c nr in the word pointed to by @c\n+ * addr to '1', with the memory ordering as specified by @c\n+ * memory_order.\n+ *\n+ * @param addr\n+ * A pointer to the word to modify.\n+ * @param nr\n+ * The index of the bit.\n+ * @param memory_order\n+ * The memory order to use. See <rte_stdatomics.h> for details.\n+ */\n+#define rte_bit_atomic_set(addr, nr, memory_order)\t\t\t\\\n+\t_Generic((addr),\t\t\t\t\t\t\\\n+\t\t uint32_t *: __rte_bit_atomic_set32,\t\t\t\\\n+\t\t uint64_t *: __rte_bit_atomic_set64)(addr, nr, memory_order)\n+\n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Atomically clear bit in word.\n+ *\n+ * Atomically set bit specified by @c nr in the word pointed to by @c\n+ * addr to '0', with the memory ordering as specified by @c\n+ * memory_order.\n+ *\n+ * @param addr\n+ * A pointer to the word to modify.\n+ * @param nr\n+ * The index of the bit.\n+ * @param memory_order\n+ * The memory order to use. See <rte_stdatomics.h> for details.\n+ */\n+#define rte_bit_atomic_clear(addr, nr, memory_order)\t\t\t\\\n+\t_Generic((addr),\t\t\t\t\t\t\\\n+\t\t uint32_t *: __rte_bit_atomic_clear32,\t\t\t\\\n+\t\t uint64_t *: __rte_bit_atomic_clear64)(addr, nr, memory_order)\n+\n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Atomically assign a value to bit in word.\n+ *\n+ * Atomically set bit specified by @c nr in the word pointed to by @c\n+ * addr to the value indicated by @c value, with the memory ordering\n+ * as specified with @c memory_order.\n+ *\n+ * @param addr\n+ * A pointer to the word to modify.\n+ * @param nr\n+ * The index of the bit.\n+ * @param value\n+ * The new value of the bit - true for '1', or false for '0'.\n+ * @param memory_order\n+ * The memory order to use. See <rte_stdatomics.h> for details.\n+ */\n+#define rte_bit_atomic_assign(addr, nr, value, memory_order)\t\t\\\n+\t_Generic((addr),\t\t\t\t\t\t\\\n+\t\t uint32_t *: __rte_bit_atomic_assign32,\t\t\t\\\n+\t\t uint64_t *: __rte_bit_atomic_assign64)(addr, nr, value, \\\n+\t\t\t\t\t\t\tmemory_order)\n+\n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Atomically flip bit in word.\n+ *\n+ * Atomically negate the value of the bit specified by @c nr in the\n+ * word pointed to by @c addr to the value indicated by @c value, with\n+ * the memory ordering as specified with @c memory_order.\n+ *\n+ * @param addr\n+ * A pointer to the word to modify.\n+ * @param nr\n+ * The index of the bit.\n+ * @param memory_order\n+ * The memory order to use. See <rte_stdatomics.h> for details.\n+ */\n+#define rte_bit_atomic_flip(addr, nr, memory_order)\t\t\t\\\n+\t_Generic((addr),\t\t\t\t\t\t\\\n+\t\t uint32_t *: __rte_bit_atomic_flip32,\t\t\t\\\n+\t\t uint64_t *: __rte_bit_atomic_flip64)(addr, nr, memory_order)\n+\n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Atomically test and set a bit in word.\n+ *\n+ * Atomically test and set bit specified by @c nr in the word pointed\n+ * to by @c addr to '1', with the memory ordering as specified with @c\n+ * memory_order.\n+ *\n+ * @param addr\n+ * A pointer to the word to modify.\n+ * @param nr\n+ * The index of the bit.\n+ * @param memory_order\n+ * The memory order to use. See <rte_stdatomics.h> for details.\n+ * @return\n+ * Returns true if the bit was set, and false otherwise.\n+ */\n+#define rte_bit_atomic_test_and_set(addr, nr, memory_order)\t\t\\\n+\t_Generic((addr),\t\t\t\t\t\t\\\n+\t\t uint32_t *: __rte_bit_atomic_test_and_set32,\t\t\\\n+\t\t uint64_t *: __rte_bit_atomic_test_and_set64)(addr, nr,\t\\\n+\t\t\t\t\t\t\t memory_order)\n+\n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Atomically test and clear a bit in word.\n+ *\n+ * Atomically test and clear bit specified by @c nr in the word\n+ * pointed to by @c addr to '0', with the memory ordering as specified\n+ * with @c memory_order.\n+ *\n+ * @param addr\n+ * A pointer to the word to modify.\n+ * @param nr\n+ * The index of the bit.\n+ * @param memory_order\n+ * The memory order to use. See <rte_stdatomics.h> for details.\n+ * @return\n+ * Returns true if the bit was set, and false otherwise.\n+ */\n+#define rte_bit_atomic_test_and_clear(addr, nr, memory_order)\t\t\\\n+\t_Generic((addr),\t\t\t\t\t\t\\\n+\t\t uint32_t *: __rte_bit_atomic_test_and_clear32,\t\t\\\n+\t\t uint64_t *: __rte_bit_atomic_test_and_clear64)(addr, nr, \\\n+\t\t\t\t\t\t\t\tmemory_order)\n+\n+/**\n+ * @warning\n+ * @b EXPERIMENTAL: this API may change without prior notice.\n+ *\n+ * Atomically test and assign a bit in word.\n+ *\n+ * Atomically test and assign bit specified by @c nr in the word\n+ * pointed to by @c addr the value specified by @c value, with the\n+ * memory ordering as specified with @c memory_order.\n+ *\n+ * @param addr\n+ * A pointer to the word to modify.\n+ * @param nr\n+ * The index of the bit.\n+ * @param value\n+ * The new value of the bit - true for '1', or false for '0'.\n+ * @param memory_order\n+ * The memory order to use. See <rte_stdatomics.h> for details.\n+ * @return\n+ * Returns true if the bit was set, and false otherwise.\n+ */\n+#define rte_bit_atomic_test_and_assign(addr, nr, value, memory_order)\t\\\n+\t_Generic((addr),\t\t\t\t\t\t\\\n+\t\t uint32_t *: __rte_bit_atomic_test_and_assign32,\t\\\n+\t\t uint64_t *: __rte_bit_atomic_test_and_assign64)(addr, nr, \\\n+\t\t\t\t\t\t\t\t value, \\\n+\t\t\t\t\t\t\t\t memory_order)\n+\n #define __RTE_GEN_BIT_TEST(family, fun, qualifier, size)\t\t\\\n \t__rte_experimental\t\t\t\t\t\t\\\n \tstatic inline bool\t\t\t\t\t\t\\\n@@ -483,6 +680,162 @@ __RTE_GEN_BIT_CLEAR(once_, clear, volatile, 64)\n __RTE_GEN_BIT_ASSIGN(once_, assign, volatile, 64)\n __RTE_GEN_BIT_FLIP(once_, flip, volatile, 64)\n \n+#define __RTE_GEN_BIT_ATOMIC_TEST(size)\t\t\t\t\t\\\n+\t__rte_experimental\t\t\t\t\t\t\\\n+\tstatic inline bool\t\t\t\t\t\t\\\n+\t__rte_bit_atomic_test ## size(const uint ## size ## _t *addr,\t\\\n+\t\t\t\t unsigned int nr, int memory_order) \\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t\tRTE_ASSERT(nr < size);\t\t\t\t\t\\\n+\t\t\t\t\t\t\t\t\t\\\n+\t\tconst RTE_ATOMIC(uint ## size ## _t) *a_addr =\t\t\\\n+\t\t\t(const RTE_ATOMIC(uint ## size ## _t) *)addr;\t\\\n+\t\tuint ## size ## _t mask = (uint ## size ## _t)1 << nr;\t\\\n+\t\treturn rte_atomic_load_explicit(a_addr, memory_order) & mask; \\\n+\t}\n+\n+#define __RTE_GEN_BIT_ATOMIC_SET(size)\t\t\t\t\t\\\n+\t__rte_experimental\t\t\t\t\t\t\\\n+\tstatic inline void\t\t\t\t\t\t\\\n+\t__rte_bit_atomic_set ## size(uint ## size ## _t *addr,\t\t\\\n+\t\t\t\t unsigned int nr, int memory_order)\t\\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t\tRTE_ASSERT(nr < size);\t\t\t\t\t\\\n+\t\t\t\t\t\t\t\t\t\\\n+\t\tRTE_ATOMIC(uint ## size ## _t) *a_addr =\t\t\\\n+\t\t\t(RTE_ATOMIC(uint ## size ## _t) *)addr;\t\t\\\n+\t\tuint ## size ## _t mask = (uint ## size ## _t)1 << nr;\t\\\n+\t\trte_atomic_fetch_or_explicit(a_addr, mask, memory_order); \\\n+\t}\n+\n+#define __RTE_GEN_BIT_ATOMIC_CLEAR(size)\t\t\t\t\\\n+\t__rte_experimental\t\t\t\t\t\t\\\n+\tstatic inline void\t\t\t\t\t\t\\\n+\t__rte_bit_atomic_clear ## size(uint ## size ## _t *addr,\t\\\n+\t\t\t\t unsigned int nr, int memory_order) \\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t\tRTE_ASSERT(nr < size);\t\t\t\t\t\\\n+\t\t\t\t\t\t\t\t\t\\\n+\t\tRTE_ATOMIC(uint ## size ## _t) *a_addr =\t\t\\\n+\t\t\t(RTE_ATOMIC(uint ## size ## _t) *)addr;\t\t\\\n+\t\tuint ## size ## _t mask = (uint ## size ## _t)1 << nr;\t\\\n+\t\trte_atomic_fetch_and_explicit(a_addr, ~mask, memory_order); \\\n+\t}\n+\n+#define __RTE_GEN_BIT_ATOMIC_ASSIGN(size)\t\t\t\t\\\n+\t__rte_experimental\t\t\t\t\t\t\\\n+\tstatic inline void\t\t\t\t\t\t\\\n+\t__rte_bit_atomic_assign ## size(uint ## size ## _t *addr,\t\\\n+\t\t\t\t\tunsigned int nr, bool value,\t\\\n+\t\t\t\t\tint memory_order)\t\t\\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t\tif (value)\t\t\t\t\t\t\\\n+\t\t\t__rte_bit_atomic_set ## size(addr, nr, memory_order); \\\n+\t\telse\t\t\t\t\t\t\t\\\n+\t\t\t__rte_bit_atomic_clear ## size(addr, nr,\t\\\n+\t\t\t\t\t\t memory_order);\t\\\n+\t}\n+\n+#define __RTE_GEN_BIT_ATOMIC_TEST_AND_ASSIGN(size)\t\t\t\\\n+\t__rte_experimental\t\t\t\t\t\t\\\n+\tstatic inline bool\t\t\t\t\t\t\\\n+\t__rte_bit_atomic_test_and_assign ## size(uint ## size ## _t *addr, \\\n+\t\t\t\t\t\t unsigned int nr,\t\\\n+\t\t\t\t\t\t bool value,\t\t\\\n+\t\t\t\t\t\t int memory_order)\t\\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t\tRTE_ASSERT(nr < size);\t\t\t\t\t\\\n+\t\t\t\t\t\t\t\t\t\\\n+\t\tRTE_ATOMIC(uint ## size ## _t) *a_addr =\t\t\\\n+\t\t\t(RTE_ATOMIC(uint ## size ## _t) *)addr;\t\t\\\n+\t\tuint ## size ## _t before;\t\t\t\t\\\n+\t\tuint ## size ## _t target;\t\t\t\t\\\n+\t\t\t\t\t\t\t\t\t\\\n+\t\tbefore = rte_atomic_load_explicit(a_addr,\t\t\\\n+\t\t\t\t\t\t rte_memory_order_relaxed); \\\n+\t\t\t\t\t\t\t\t\t\\\n+\t\tdo {\t\t\t\t\t\t\t\\\n+\t\t\ttarget = before;\t\t\t\t\\\n+\t\t\t__rte_bit_assign ## size(&target, nr, value);\t\\\n+\t\t} while (!rte_atomic_compare_exchange_weak_explicit(\t\\\n+\t\t\t\ta_addr, &before, target,\t\t\\\n+\t\t\t\trte_memory_order_relaxed,\t\t\\\n+\t\t\t\tmemory_order));\t\t\t\t\\\n+\t\treturn __rte_bit_test ## size(&before, nr);\t\t\\\n+\t}\n+\n+#define __RTE_GEN_BIT_ATOMIC_FLIP(size)\t\t\t\t\t\\\n+\t__rte_experimental\t\t\t\t\t\t\\\n+\tstatic inline void\t\t\t\t\t\t\\\n+\t__rte_bit_atomic_flip ## size(uint ## size ## _t *addr,\t\t\\\n+\t\t\t\t unsigned int nr, int memory_order) \\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t\tRTE_ASSERT(nr < size);\t\t\t\t\t\\\n+\t\t\t\t\t\t\t\t\t\\\n+\t\tRTE_ATOMIC(uint ## size ## _t) *a_addr =\t\t\\\n+\t\t\t(RTE_ATOMIC(uint ## size ## _t) *)addr;\t\t\\\n+\t\tuint ## size ## _t before;\t\t\t\t\\\n+\t\tuint ## size ## _t target;\t\t\t\t\\\n+\t\t\t\t\t\t\t\t\t\\\n+\t\tbefore = rte_atomic_load_explicit(a_addr,\t\t\\\n+\t\t\t\t\t\t rte_memory_order_relaxed); \\\n+\t\t\t\t\t\t\t\t\t\\\n+\t\tdo {\t\t\t\t\t\t\t\\\n+\t\t\ttarget = before;\t\t\t\t\\\n+\t\t\t__rte_bit_flip ## size(&target, nr);\t\t\\\n+\t\t} while (!rte_atomic_compare_exchange_weak_explicit(\t\\\n+\t\t\t\ta_addr, &before, target,\t\t\\\n+\t\t\t\trte_memory_order_relaxed,\t\t\\\n+\t\t\t\tmemory_order));\t\t\t\t\\\n+\t}\n+\n+#define __RTE_GEN_BIT_ATOMIC_OPS(size)\t\t\t\\\n+\t__RTE_GEN_BIT_ATOMIC_TEST(size)\t\t\t\\\n+\t__RTE_GEN_BIT_ATOMIC_SET(size)\t\t\t\\\n+\t__RTE_GEN_BIT_ATOMIC_CLEAR(size)\t\t\\\n+\t__RTE_GEN_BIT_ATOMIC_ASSIGN(size)\t\t\\\n+\t__RTE_GEN_BIT_ATOMIC_TEST_AND_ASSIGN(size)\t\\\n+\t__RTE_GEN_BIT_ATOMIC_FLIP(size)\n+\n+__RTE_GEN_BIT_ATOMIC_OPS(32)\n+__RTE_GEN_BIT_ATOMIC_OPS(64)\n+\n+__rte_experimental\n+static inline bool\n+__rte_bit_atomic_test_and_set32(uint32_t *addr, unsigned int nr,\n+\t\t\t int memory_order)\n+{\n+\treturn __rte_bit_atomic_test_and_assign32(addr, nr, true,\n+\t\t\t\t\t\t memory_order);\n+}\n+\n+__rte_experimental\n+static inline bool\n+__rte_bit_atomic_test_and_clear32(uint32_t *addr, unsigned int nr,\n+\t\t\t\tint memory_order)\n+{\n+\treturn __rte_bit_atomic_test_and_assign32(addr, nr, false,\n+\t\t\t\t\t\t memory_order);\n+}\n+\n+__rte_experimental\n+static inline bool\n+__rte_bit_atomic_test_and_set64(uint64_t *addr, unsigned int nr,\n+\t\t\t int memory_order)\n+{\n+\treturn __rte_bit_atomic_test_and_assign64(addr, nr, true,\n+\t\t\t\t\t\t memory_order);\n+}\n+\n+__rte_experimental\n+static inline bool\n+__rte_bit_atomic_test_and_clear64(uint64_t *addr, unsigned int nr,\n+\t\t\t int memory_order)\n+{\n+\treturn __rte_bit_atomic_test_and_assign64(addr, nr, false,\n+\t\t\t\t\t\t memory_order);\n+}\n+\n /*------------------------ 32-bit relaxed operations ------------------------*/\n \n /**\n@@ -1184,6 +1537,14 @@ rte_log2_u64(uint64_t v)\n #undef rte_bit_once_assign\n #undef rte_bit_once_flip\n \n+#undef rte_bit_atomic_test\n+#undef rte_bit_atomic_set\n+#undef rte_bit_atomic_clear\n+#undef rte_bit_atomic_assign\n+#undef rte_bit_atomic_test_and_set\n+#undef rte_bit_atomic_test_and_clear\n+#undef rte_bit_atomic_test_and_assign\n+\n #define __RTE_BIT_OVERLOAD_SZ_2(fun, qualifier, size, arg1_type, arg1_name) \\\n \tstatic inline void\t\t\t\t\t\t\\\n \trte_bit_ ## fun(qualifier uint ## size ## _t *addr,\t\t\\\n@@ -1227,6 +1588,59 @@ rte_log2_u64(uint64_t v)\n \t__RTE_BIT_OVERLOAD_SZ_3(fun, qualifier, 64, arg1_type, arg1_name, \\\n \t\t\t\targ2_type, arg2_name)\n \n+#define __RTE_BIT_OVERLOAD_SZ_3R(fun, qualifier, size, ret_type, arg1_type, \\\n+\t\t\t\t arg1_name, arg2_type, arg2_name)\t\\\n+\tstatic inline ret_type\t\t\t\t\t\t\\\n+\trte_bit_ ## fun(uint ## size ## _t *addr, arg1_type arg1_name,\t\\\n+\t\t\targ2_type arg2_name)\t\t\t\t\\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t\treturn __rte_bit_ ## fun ## size(addr, arg1_name, arg2_name); \\\n+\t}\n+\n+#define __RTE_BIT_OVERLOAD_3R(fun, qualifier, ret_type, arg1_type, arg1_name, \\\n+\t\t\t arg2_type, arg2_name)\t\t\t\\\n+\t__RTE_BIT_OVERLOAD_SZ_3R(fun, qualifier, 32, ret_type, arg1_type, \\\n+\t\t\t\t arg1_name, arg2_type, arg2_name)\t\\\n+\t__RTE_BIT_OVERLOAD_SZ_3R(fun, qualifier, 64, ret_type, arg1_type, \\\n+\t\t\t\t arg1_name, arg2_type, arg2_name)\n+\n+#define __RTE_BIT_OVERLOAD_SZ_4(fun, qualifier, size, arg1_type, arg1_name, \\\n+\t\t\t\targ2_type, arg2_name, arg3_type, arg3_name) \\\n+\tstatic inline void\t\t\t\t\t\t\\\n+\trte_bit_ ## fun(uint ## size ## _t *addr, arg1_type arg1_name,\t\\\n+\t\t\targ2_type arg2_name, arg3_type arg3_name)\t\\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t\t__rte_bit_ ## fun ## size(addr, arg1_name, arg2_name,\t\\\n+\t\t\t\t\t arg3_name);\t\t \\\n+\t}\n+\n+#define __RTE_BIT_OVERLOAD_4(fun, qualifier, arg1_type, arg1_name, arg2_type, \\\n+\t\t\t arg2_name, arg3_type, arg3_name)\t\t\\\n+\t__RTE_BIT_OVERLOAD_SZ_4(fun, qualifier, 32, arg1_type, arg1_name, \\\n+\t\t\t\targ2_type, arg2_name, arg3_type, arg3_name) \\\n+\t__RTE_BIT_OVERLOAD_SZ_4(fun, qualifier, 64, arg1_type, arg1_name, \\\n+\t\t\t\targ2_type, arg2_name, arg3_type, arg3_name)\n+\n+#define __RTE_BIT_OVERLOAD_SZ_4R(fun, qualifier, size, ret_type, arg1_type, \\\n+\t\t\t\t arg1_name, arg2_type, arg2_name, arg3_type, \\\n+\t\t\t\t arg3_name)\t\t\t\t\\\n+\tstatic inline ret_type\t\t\t\t\t\t\\\n+\trte_bit_ ## fun(uint ## size ## _t *addr, arg1_type arg1_name,\t\\\n+\t\t\targ2_type arg2_name, arg3_type arg3_name)\t\\\n+\t{\t\t\t\t\t\t\t\t\\\n+\t\treturn __rte_bit_ ## fun ## size(addr, arg1_name, arg2_name, \\\n+\t\t\t\t\t\t arg3_name);\t\t\\\n+\t}\n+\n+#define __RTE_BIT_OVERLOAD_4R(fun, qualifier, ret_type, arg1_type, arg1_name, \\\n+\t\t\t arg2_type, arg2_name, arg3_type, arg3_name) \\\n+\t__RTE_BIT_OVERLOAD_SZ_4R(fun, qualifier, 32, ret_type, arg1_type, \\\n+\t\t\t\t arg1_name, arg2_type, arg2_name, arg3_type, \\\n+\t\t\t\t arg3_name)\t\t\t\t\\\n+\t__RTE_BIT_OVERLOAD_SZ_4R(fun, qualifier, 64, ret_type, arg1_type, \\\n+\t\t\t\t arg1_name, arg2_type, arg2_name, arg3_type, \\\n+\t\t\t\t arg3_name)\n+\n __RTE_BIT_OVERLOAD_2R(test, const, bool, unsigned int, nr)\n __RTE_BIT_OVERLOAD_2(set,, unsigned int, nr)\n __RTE_BIT_OVERLOAD_2(clear,, unsigned int, nr)\n@@ -1239,6 +1653,20 @@ __RTE_BIT_OVERLOAD_2(once_clear, volatile, unsigned int, nr)\n __RTE_BIT_OVERLOAD_3(once_assign, volatile, unsigned int, nr, bool, value)\n __RTE_BIT_OVERLOAD_2(once_flip, volatile, unsigned int, nr)\n \n+__RTE_BIT_OVERLOAD_3R(atomic_test, const, bool, unsigned int, nr,\n+\t\t int, memory_order)\n+__RTE_BIT_OVERLOAD_3(atomic_set,, unsigned int, nr, int, memory_order)\n+__RTE_BIT_OVERLOAD_3(atomic_clear,, unsigned int, nr, int, memory_order)\n+__RTE_BIT_OVERLOAD_4(atomic_assign,, unsigned int, nr, bool, value,\n+\t\t int, memory_order)\n+__RTE_BIT_OVERLOAD_3(atomic_flip,, unsigned int, nr, int, memory_order)\n+__RTE_BIT_OVERLOAD_3R(atomic_test_and_set,, bool, unsigned int, nr,\n+\t\t int, memory_order)\n+__RTE_BIT_OVERLOAD_3R(atomic_test_and_clear,, bool, unsigned int, nr,\n+\t\t int, memory_order)\n+__RTE_BIT_OVERLOAD_4R(atomic_test_and_assign,, bool, unsigned int, nr,\n+\t\t bool, value, int, memory_order)\n+\n #endif\n \n #endif /* _RTE_BITOPS_H_ */\n", "prefixes": [ "RFC", "v6", "5/6" ] }