Message ID | 20230926181703.2268199-1-yuying.zhang@intel.com (mailing list archive) |
---|---|
Headers |
Return-Path: <dev-bounces@dpdk.org> X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 500FA42646; Tue, 26 Sep 2023 20:17:22 +0200 (CEST) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id DE3D540279; Tue, 26 Sep 2023 20:17:21 +0200 (CEST) Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.88]) by mails.dpdk.org (Postfix) with ESMTP id 7CA2D40269 for <dev@dpdk.org>; Tue, 26 Sep 2023 20:17:19 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1695752239; x=1727288239; h=from:to:subject:date:message-id:in-reply-to:references: mime-version:content-transfer-encoding; bh=/qLvEhKEEBkUTQ/Kw9FF1QPJ0kRhuzuYdko+rN+lako=; b=IKlVHCPzyj11qkMw5FPotv2GASnSr/a1fGEQ2FVzRqMzW+ZXHxQLNsJW Z5A4uGfcayFUKeWAYHUcdjuIbVQockG0ZoXdGINOQj5k1yeCicgMDA0tz zGwLUMHiWyK6R0IB5+HXE25Rga/jRFgKRwcjCUsjA97QOqYhKbKm24Gzp 0WxnA7haPqWde9w9I1MPbGXvZX6oMlvC2MrLLYPooDxksIKXnBd4obtf4 FFWmT/SrmTjYchs9/TsL6m6EXvzB+LQFdRIET7COYBNUVZTQ4fyGtvzdA 1ySFVmHvFski9kG+ol404MYwBbPS3SRXnWebN2E7g4PbcrH29aNIIX19Q w==; X-IronPort-AV: E=McAfee;i="6600,9927,10845"; a="412549658" X-IronPort-AV: E=Sophos;i="6.03,178,1694761200"; d="scan'208";a="412549658" Received: from fmsmga008.fm.intel.com ([10.253.24.58]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 26 Sep 2023 11:17:18 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10845"; a="814576792" X-IronPort-AV: E=Sophos;i="6.03,178,1694761200"; d="scan'208";a="814576792" Received: from dpdk-wenjing-02.sh.intel.com ([10.67.119.3]) by fmsmga008.fm.intel.com with ESMTP; 26 Sep 2023 11:17:16 -0700 From: yuying.zhang@intel.com To: yuying.zhang@intel.com, dev@dpdk.org, qi.z.zhang@intel.com, jingjing.wu@intel.com, beilei.xing@intel.com Subject: [PATCH v7 0/8] add rte flow support for cpfl Date: Tue, 26 Sep 2023 18:16:55 +0000 Message-Id: <20230926181703.2268199-1-yuying.zhang@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230822010226.17783-1-yuying.zhang@intel.com> References: <20230822010226.17783-1-yuying.zhang@intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions <dev.dpdk.org> List-Unsubscribe: <https://mails.dpdk.org/options/dev>, <mailto:dev-request@dpdk.org?subject=unsubscribe> List-Archive: <http://mails.dpdk.org/archives/dev/> List-Post: <mailto:dev@dpdk.org> List-Help: <mailto:dev-request@dpdk.org?subject=help> List-Subscribe: <https://mails.dpdk.org/listinfo/dev>, <mailto:dev-request@dpdk.org?subject=subscribe> Errors-To: dev-bounces@dpdk.org |
Series |
add rte flow support for cpfl
|
|
Message
Zhang, Yuying
Sept. 26, 2023, 6:16 p.m. UTC
From: Yuying <yuying.zhang@intel.com>
This patchset add rte flow support for cpfl driver.
It depends on the following patch set:
http://patchwork.dpdk.org/project/dpdk/cover/20230912173039.1612287-1-beilei.xing@intel.com/
Wenjing Qiao (2):
net/cpfl: add json parser for rte flow pattern rules
net/cpfl: build action mapping rules from JSON
Yuying Zhang (6):
net/cpfl: set up rte flow skeleton
net/cpfl: set up control path
net/cpfl: add FXP low level implementation
net/cpfl: add fxp rule module
net/cpfl: add fxp flow engine
net/cpfl: add flow support for representor
---
v7:
* refine commit log
* fix compile issues
v6:
* use existed jansson instead of json-c library.
* refine "add FXP low level implementation"
V5:
* Add input validation for some functions.
doc/guides/nics/cpfl.rst | 53 +
doc/guides/rel_notes/release_23_11.rst | 1 +
drivers/net/cpfl/cpfl_actions.h | 858 +++++++++++
drivers/net/cpfl/cpfl_controlq.c | 801 ++++++++++
drivers/net/cpfl/cpfl_controlq.h | 75 +
drivers/net/cpfl/cpfl_ethdev.c | 392 ++++-
drivers/net/cpfl/cpfl_ethdev.h | 128 ++
drivers/net/cpfl/cpfl_flow.c | 339 +++++
drivers/net/cpfl/cpfl_flow.h | 85 ++
drivers/net/cpfl/cpfl_flow_engine_fxp.c | 667 ++++++++
drivers/net/cpfl/cpfl_flow_parser.c | 1839 +++++++++++++++++++++++
drivers/net/cpfl/cpfl_flow_parser.h | 267 ++++
drivers/net/cpfl/cpfl_fxp_rule.c | 296 ++++
drivers/net/cpfl/cpfl_fxp_rule.h | 68 +
drivers/net/cpfl/cpfl_representor.c | 29 +
drivers/net/cpfl/cpfl_rules.c | 126 ++
drivers/net/cpfl/cpfl_rules.h | 306 ++++
drivers/net/cpfl/cpfl_vchnl.c | 144 ++
drivers/net/cpfl/meson.build | 12 +
19 files changed, 6485 insertions(+), 1 deletion(-)
create mode 100644 drivers/net/cpfl/cpfl_actions.h
create mode 100644 drivers/net/cpfl/cpfl_controlq.c
create mode 100644 drivers/net/cpfl/cpfl_controlq.h
create mode 100644 drivers/net/cpfl/cpfl_flow.c
create mode 100644 drivers/net/cpfl/cpfl_flow.h
create mode 100644 drivers/net/cpfl/cpfl_flow_engine_fxp.c
create mode 100644 drivers/net/cpfl/cpfl_flow_parser.c
create mode 100644 drivers/net/cpfl/cpfl_flow_parser.h
create mode 100644 drivers/net/cpfl/cpfl_fxp_rule.c
create mode 100644 drivers/net/cpfl/cpfl_fxp_rule.h
create mode 100644 drivers/net/cpfl/cpfl_rules.c
create mode 100644 drivers/net/cpfl/cpfl_rules.h