From patchwork Thu Jan 25 13:30:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Baum X-Patchwork-Id: 588 Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 43A62439C1; Thu, 25 Jan 2024 14:31:04 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id B5E69402AB; Thu, 25 Jan 2024 14:31:03 +0100 (CET) Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11on2089.outbound.protection.outlook.com [40.107.220.89]) by mails.dpdk.org (Postfix) with ESMTP id D656D4029B for ; Thu, 25 Jan 2024 14:31:01 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jIh2sQDWwiaeEJZs/jdMzYHybT5wnEyIuSCa8Jd08C9oE/A8754H+NZIAEReTiH5IC8GknDzRHCTeVJTiqi9hT9upH/9y3ec02FGfrMK9t1vhA7Lrnw3FA7ymKhDYdxE+zw8m1Qn/GVB+/4BO4GewyIauhs6AYYk4BR1arMbMgDwrfx1MzpVHLyPQo6s27U83YGSqI/C0H5H+sUBIUC0GLHojxXaXe4qeEbOkiSSHKLHDgUMh8hU+bHKTHFr6EqVZi0iqp/ONdwNlsX8dpOECsMkeeLH3LjzxpI20VUbzI2txeubzQpz+Ixo9/InVg1S7hKQJG5vjMXjyBknJ53r0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=OVGf77teM1a+H3Mp6kE/kyBKHtv7L1mmEu3wOaVv7zA=; b=EXCvAnyjaAO918DjZ3j/ZjP4pE3ZE4f8l18vhwlG5gKg85YxGU11/lgfvNtHUEt8jsmdSxbf6GqS36Xz5scBqj0hVOu5p1WWClXDmjLHebI771KsltfIjyEx1uMKvVdOzUbBrloFhrPJe674EwBWXpKOFdeDFm6wapCeqlmUgdMdJYcOjDvYoyaH/jiWDPQwUmFDTbBCHdir/CjK0WIKIy9hNwBBoUH7rS4nXLt8OXUUDQwW1R+fhJtuNegY4wDVt6ZMK7i7xzFTv5MB/L/Go7GBuGuUQjaavxoLV2F4sf+EsLRLBXpYT5lK4C+gtBQPkjiDnl0JT3VllsXVVA1CnA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.233) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=OVGf77teM1a+H3Mp6kE/kyBKHtv7L1mmEu3wOaVv7zA=; b=SxA9SW60dhOrClm4A2Nosqa7VvahYLwv0D8zyGVn+kMOXJ366MyyzlRTtVHE/D0/iuxrhzWICfRxEu7X3OLINqKxMTh2Efw7xCzs3HSL9346MhO9GtwtNWqhyngrcx1JmAfFXOZcKSWrIQ7yT1HI2ka1UZY69ixBdFgHhxkw7L6HJqlIbvOeWzRzwoburIXX0X9Y4qwznjrOsV3cbjWMHc0gfqFCSnzRSXlpXvT2hqmC0m5ZS5cacGPppuzA4zjz80O56+8++vtnF3xIXzIc0oy+z4NcnOvpB7aUpjrC7tWD2L+nqZRsyGVCBwTQHt+W3kAfsb5y+8ZnKUEZdCPrOQ== Received: from DS7PR03CA0049.namprd03.prod.outlook.com (2603:10b6:5:3b5::24) by DM4PR12MB6061.namprd12.prod.outlook.com (2603:10b6:8:b3::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7202.37; Thu, 25 Jan 2024 13:30:58 +0000 Received: from CY4PEPF0000EDD0.namprd03.prod.outlook.com (2603:10b6:5:3b5:cafe::60) by DS7PR03CA0049.outlook.office365.com (2603:10b6:5:3b5::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7228.26 via Frontend Transport; Thu, 25 Jan 2024 13:30:58 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.233) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.233 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.233) by CY4PEPF0000EDD0.mail.protection.outlook.com (10.167.241.204) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7228.16 via Frontend Transport; Thu, 25 Jan 2024 13:30:58 +0000 Received: from drhqmail202.nvidia.com (10.126.190.181) by mail.nvidia.com (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Thu, 25 Jan 2024 05:30:50 -0800 Received: from drhqmail202.nvidia.com (10.126.190.181) by drhqmail202.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Thu, 25 Jan 2024 05:30:50 -0800 Received: from nvidia.com (10.127.8.13) by mail.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41 via Frontend Transport; Thu, 25 Jan 2024 05:30:48 -0800 From: Michael Baum To: CC: Matan Azrad , Raslan Darawsheh , Dariusz Sosnowski , Viacheslav Ovsiienko , Ori Kam , Suanming Mou Subject: [PATCH v2 00/23] net/mlx5: support Geneve and options for HWS Date: Thu, 25 Jan 2024 15:30:20 +0200 Message-ID: <20240125133043.575860-1-michaelba@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20231203112543.844014-1-michaelba@nvidia.com> References: <20231203112543.844014-1-michaelba@nvidia.com> MIME-Version: 1.0 X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EDD0:EE_|DM4PR12MB6061:EE_ X-MS-Office365-Filtering-Correlation-Id: ee3c3edd-5de7-48b1-d28d-08dc1da9dd9e X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: nj+/WE7p8zAhae6a0EPTZb7jYYJhOSuKyPX5Cg22ttN3v8QJHiO9juwwX5i93wm+/PZkryecglgHkIUnscujhIhilG0DVM83Y/qozDb+RkvtDvHnbhAEkI+amyTUfgxT2+VTPRQ8mFjy/tkjftCKIc6tj9a+D4IbCjkK+0+gMAI8JkBQTkfzt1qOgJVxy4pK/MCULV8kLQW8MkaQvMPm2DKTBff0cGQQZLaoOzxUFvC6EFA6mcdmSVcI+Yk6kWdbySEQtEv/yfMt0bAU85E4dNNXtovrBJ6fN9D97uFdz3LsoFm0HQkf75C+mLaXedQvoZ88zeWmwzdmqwm94D7GBer41A7DZ+i32zJLirb718WRV+YAeksIEmLM0hEIeKJpWyEmtiG7dXV/z12NYGNOXtys2kaEQJ8h2pXU0eELZsxLZt7pqmdIIqcusYtGXZMxhTSu/GjWTHNjJ1Zl8lOobVsJrH8anhmW4sThxXtN1e2VmHK3Ce7eDeop2rQmFL4qiG/jPwSoBao/jzLjLbtssUcsf4HOPNm7SfcHlKvaBDxg5Dvy37V9R4rk/vu+ouGpT0Ex9Mt0QgFO9lyOJKY2VYdUWtORkf4bz/JgqWadQ+hRIrSBpoh4paba2U3WabYpJtz2K4d9Lq167/ILSx1sQua1FQdbRDAKyAGyuSXvq1vTrkFwwFV4LzDya38arAfvDT15drml3O0aKLi2nGFvW3hiqr1BEFbe+3W7nl9jqYNHUXNsAdeT716XyZzB5JDj X-Forefront-Antispam-Report: CIP:216.228.118.233; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc7edge2.nvidia.com; CAT:NONE; SFS:(13230031)(4636009)(39860400002)(376002)(346002)(136003)(396003)(230922051799003)(451199024)(1800799012)(82310400011)(64100799003)(186009)(40470700004)(36840700001)(46966006)(478600001)(55016003)(40460700003)(40480700001)(6666004)(1076003)(6286002)(82740400003)(4326008)(5660300002)(8676002)(426003)(336012)(2906002)(83380400001)(36860700001)(7696005)(8936002)(7636003)(47076005)(26005)(54906003)(70586007)(41300700001)(86362001)(6916009)(36756003)(2616005)(70206006)(107886003)(316002)(356005); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Jan 2024 13:30:58.3525 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ee3c3edd-5de7-48b1-d28d-08dc1da9dd9e X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.118.233]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EDD0.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB6061 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Add HWS support for both GENEVE and GENEVE TLV option headers. This patchset supports: - Add HW support for "RTE_FLOW_ITEM_TYPE_GENEVE" flow item. - Add HW support for "RTE_FLOW_ITEM_TYPE_GENEVE_OPT" flow item. - Add HW support for "RTE_FLOW_FIELD_GENEVE_VNI" for modify field flow action. - Add HW support for "RTE_FLOW_FIELD_GENEVE_OPT_TYPE" for modify field flow action. - Add HW support for "RTE_FLOW_FIELD_GENEVE_OPT_CLASS" for modify field flow action. - Add HW support for "RTE_FLOW_FIELD_GENEVE_OPT_DATA" for modify field flow action. The GENEVE TLV options support using flex parser. The profile should be specified to either 8 for multiple option or 0 for single option. A new API is added to create the GENEVE option parser before using it in templates API. v2: - Rebase. - Add "Acked-by" from v1. Alex Vesker (4): net/mlx5/hws: fix tunnel protocol checks net/mlx5/hws: increase hl size for future compatibility net/mlx5/hws: support GENEVE matching net/mlx5/hws: support GENEVE options header Michael Baum (19): common/mlx5: fix duplicate read of general capabilities common/mlx5: fix query sample info capability net/mlx5: remove GENEVE options length limitation net/mlx5: fix GENEVE option item translation common/mlx5: add system image GUID attribute common/mlx5: add GENEVE TLV option attribute structure common/mlx5: add PRM attribute for TLV sample common/mlx5: add sample info query syndrome into error log common/mlx5: query GENEVE option sample ID from HCA attr common/mlx5: add function to query GENEVE TLV option net/mlx5: add physical device handle net/mlx5: add GENEVE TLV options parser API net/mlx5: add API to expose GENEVE option FW information net/mlx5: add testpmd support for GENEVE TLV parser net/mlx5: add support for GENEVE and option item in HWS net/mlx5: add GENEVE option support for profile 0 net/mlx5: add GENEVE option support for group 0 net/mlx5: add support for GENEVE VNI modify field net/mlx5: add support for modify GENEVE option header doc/guides/nics/mlx5.rst | 251 +++++- doc/guides/platform/mlx5.rst | 2 + doc/guides/rel_notes/release_24_03.rst | 9 + drivers/common/mlx5/mlx5_devx_cmds.c | 139 +++- drivers/common/mlx5/mlx5_devx_cmds.h | 29 +- drivers/common/mlx5/mlx5_prm.h | 20 +- drivers/common/mlx5/version.map | 1 + drivers/net/mlx5/hws/mlx5dr_definer.c | 281 ++++++- drivers/net/mlx5/hws/mlx5dr_definer.h | 49 +- drivers/net/mlx5/meson.build | 1 + drivers/net/mlx5/mlx5.c | 115 ++- drivers/net/mlx5/mlx5.h | 21 + drivers/net/mlx5/mlx5_flow.c | 30 + drivers/net/mlx5/mlx5_flow.h | 92 ++- drivers/net/mlx5/mlx5_flow_dv.c | 158 ++-- drivers/net/mlx5/mlx5_flow_geneve.c | 1011 ++++++++++++++++++++++++ drivers/net/mlx5/mlx5_flow_hw.c | 127 ++- drivers/net/mlx5/mlx5_testpmd.c | 556 ++++++++++++- drivers/net/mlx5/rte_pmd_mlx5.h | 102 +++ drivers/net/mlx5/version.map | 3 + 20 files changed, 2811 insertions(+), 186 deletions(-) create mode 100644 drivers/net/mlx5/mlx5_flow_geneve.c