[v3,4/4] test: fix memory barrier test failure on power CPUs
Checks
Commit Message
The memory barrier test fails on IBM Power 9 systems. Add additional
barriers to accommodate the weakly ordered model used on Power CPUs.
Signed-off-by: David Christensen <drc@linux.vnet.ibm.com>
---
v2:
* Removed ifdef's for PPC since the rte_smp_*mb() macros are already
customized for each CPU architecture
v3:
* None
---
app/test/test_barrier.c | 2 ++
1 file changed, 2 insertions(+)
@@ -92,12 +92,14 @@ struct lcore_plock_test {
other = self ^ 1;
l->flag[self] = 1;
+ rte_smp_wmb();
l->victim = self;
store_load_barrier(l->utype);
while (l->flag[other] == 1 && l->victim == self)
rte_pause();
+ rte_smp_rmb();
}
static void