From patchwork Sun May 9 16:04:59 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Matan Azrad X-Patchwork-Id: 93067 X-Patchwork-Delegate: gakhil@marvell.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 1B15FA0548; Sun, 9 May 2021 18:06:12 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id D1C0841113; Sun, 9 May 2021 18:05:41 +0200 (CEST) Received: from NAM10-MW2-obe.outbound.protection.outlook.com (mail-mw2nam10on2066.outbound.protection.outlook.com [40.107.94.66]) by mails.dpdk.org (Postfix) with ESMTP id 4E40040141 for ; Sun, 9 May 2021 18:05:40 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jLWc/g4jsakOMNWx4dWD70W6ICkaZsl3oLuhhC6uDxLSGxl60yk1N2sccyV/dj2/a7m5KzPK1ZjUTmViGrFZx1tvRrqyb0SMNFYo0GU2z8qkLfkxe+t4UX24FiHEIG1GikH0Vd1BITjlRHfhDw4yzTe2embLyJJHuWOifqP8LJbRKhY0xQM3yesN7nO7wyRJXJgf8ekH2/vMBjQPiCPMnhOTaCPcVgHhskXzBOymhLctN2oIRu2bk1GNmBSro99/Yb6/UJQyozmxFAHsa9jzr9yFl7th5WqZFMNrSG4XZoUDC4pkhA26ukG+lE9z2JS73LycYkR83P7+hMqTTDyxcQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Uv6xsfbwmsBsw/5UgGPilasNUQpaKkXIjdHmFP0jbgg=; b=EF2a8z6aQ5QPmQoVb0RchJYUWX3RDtW7cfX/gvdT0O5UY59WTqfX0ZJjw0uePeqGMeUHMOSMvorYP04fMLsGg1+vKHl6Dy8Z7xuaO4u+JbApHowZSrKKG32K2WORm2Llhky9Dm6XCVzvc2Cpo5oG4YIzBy15I6M9M83PwKH3aG2glb4pbwkCI9GjfKe+1MxxhSKN1ZgI5sndvD/+iSKVrEPeTD35hazn8vhNOadGamUPFKEUodc3kvL/r6Xz7oqTesXOCYqkFI5L0eFkzBqSU7nQ04bz9oyk+CDQZ5zJS4DqUgo8j9IHqiG8SRGYde1QLfKdSqKXnLpi0Li7Mvx3fg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Uv6xsfbwmsBsw/5UgGPilasNUQpaKkXIjdHmFP0jbgg=; b=Czp1hDvN5eAt2hQ6E5WA5kwpkNPvse69zQCB/9AuA9l3NXyhTxZ7bTwpZ9FKuv4zN6fbIErVJ0TM8gTB05s1y9GFfZ2xN28bEx6+ZOtSAMfOG979FYui3+DxBXU+dgWNNkt3wM9MpYABqVDHO1QqnU7bK6ouhqrx7zy/WRGMG7ELrYD77k8OxVV1qTU/qIqbE1D4ZkJIC+MawLb/V5mWtHKR7WCp3d2jZRAEhNNp4B62IF+vgmqv76QBONm3h590h1cc04ncsYe3ZvGrp1+gFmem1HIxkFKY2qj7YBuDqp4p49jbDmIwiuY16wsGTFliA1IXhs8XBdBYJXKD5KTEWg== Received: from MWHPR07CA0010.namprd07.prod.outlook.com (2603:10b6:300:116::20) by BYAPR12MB2981.namprd12.prod.outlook.com (2603:10b6:a03:de::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.25; Sun, 9 May 2021 16:05:38 +0000 Received: from CO1NAM11FT042.eop-nam11.prod.protection.outlook.com (2603:10b6:300:116:cafe::9) by MWHPR07CA0010.outlook.office365.com (2603:10b6:300:116::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4108.25 via Frontend Transport; Sun, 9 May 2021 16:05:38 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed) header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by CO1NAM11FT042.mail.protection.outlook.com (10.13.174.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4108.25 via Frontend Transport; Sun, 9 May 2021 16:05:36 +0000 Received: from nvidia.com (172.20.145.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Sun, 9 May 2021 16:05:32 +0000 From: Matan Azrad To: CC: , , , "Thomas Monjalon" , Shiri Kuzin Date: Sun, 9 May 2021 19:04:59 +0300 Message-ID: <20210509160507.224644-7-matan@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210509160507.224644-1-matan@nvidia.com> References: <20210504210857.3398397-1-matan@nvidia.com> <20210509160507.224644-1-matan@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.145.6] X-ClientProxiedBy: HQMAIL105.nvidia.com (172.20.187.12) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: ed9a7d01-9e9d-432a-c334-08d913044869 X-MS-TrafficTypeDiagnostic: BYAPR12MB2981: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:1303; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: OvfWa//dkQL2pa7f9qWh1yXCenX14vLz4SXJmR9ugWpN/Z8kfzIrpaqCiFDuS6wuVRsu5eyoxQBLwreGG4AGqnfJOCQbuU8VPsEkw0mTDIJHsxNS5b6CqZ0X2TBNuNCwtse3nw9yIhuP4HymsVW9I1MnEAgTAavnheI2XjNmw9d6gd+ZVIT9cEhkyPAHDoMyX1ouco4O1eVOCJJ5gkSfi2/4IPg3bo5/gu0QaicDaPwTXmZS3mfgaGRoe6TI0t+/IqLYkxVPj0QULp9daWAiTTz9fUDhi4DB8xLtOkdrvjj1qb559JLtta/6BqmLfqpzGMv8ABzhO8V5lWgDUgzreRHDk0yPuCvSVeSvEAcLjM+g7Gzn0ud7bLK41MJyc62pB1/0QTB9QDvFUQnW3JodxBN+fDLi1x+NwGpzWZ7IphdSkcGIkp4uy4+rpAsOIfCoVG6nmFEjEQZxaI8/GCx582GVkNBr13cO1TZ1Dutw1HGE4z+OGYkQ2h4AFRtEoi/YsPyVidiU35Lfip/RTa4ZEHX+68CddLmP+mONkARmY4ScRVLel8SImZHOtSV4kK/DjMvmTpetIpVXaHA/FiUK3kHEkY6BbRt5ot5t9RvT8auMnkx16qGmQwY+tJCieYs4xliv4rN8/CoEKMVS+eSGHA== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(39860400002)(346002)(136003)(396003)(376002)(36840700001)(46966006)(7696005)(36756003)(2616005)(55016002)(26005)(6286002)(36906005)(8676002)(316002)(36860700001)(8936002)(336012)(47076005)(6666004)(82310400003)(2906002)(16526019)(6916009)(426003)(54906003)(186003)(5660300002)(86362001)(478600001)(356005)(7636003)(82740400003)(70586007)(70206006)(4326008)(107886003)(1076003)(83380400001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 May 2021 16:05:36.4234 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ed9a7d01-9e9d-432a-c334-08d913044869 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT042.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR12MB2981 Subject: [dpdk-dev] [PATCH v4 06/14] crypto/mlx5: add dev stop and start operations X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" From: Shiri Kuzin Add the dev_start function that is used to start a configured device. Add the dev_stop function that is used to stop a configured device. Both functions set the dev parameter as used and return 0. Signed-off-by: Shiri Kuzin Acked-by: Matan Azrad --- drivers/crypto/mlx5/mlx5_crypto.c | 17 +++++++++++++++-- 1 file changed, 15 insertions(+), 2 deletions(-) diff --git a/drivers/crypto/mlx5/mlx5_crypto.c b/drivers/crypto/mlx5/mlx5_crypto.c index bc14ba25b6..e3e2401a25 100644 --- a/drivers/crypto/mlx5/mlx5_crypto.c +++ b/drivers/crypto/mlx5/mlx5_crypto.c @@ -103,6 +103,19 @@ mlx5_crypto_dev_configure(struct rte_cryptodev *dev, return 0; } +static void +mlx5_crypto_dev_stop(struct rte_cryptodev *dev) +{ + RTE_SET_USED(dev); +} + +static int +mlx5_crypto_dev_start(struct rte_cryptodev *dev) +{ + RTE_SET_USED(dev); + return 0; +} + static int mlx5_crypto_dev_close(struct rte_cryptodev *dev) { @@ -330,8 +343,8 @@ mlx5_crypto_queue_pair_setup(struct rte_cryptodev *dev, uint16_t qp_id, static struct rte_cryptodev_ops mlx5_crypto_ops = { .dev_configure = mlx5_crypto_dev_configure, - .dev_start = NULL, - .dev_stop = NULL, + .dev_start = mlx5_crypto_dev_start, + .dev_stop = mlx5_crypto_dev_stop, .dev_close = mlx5_crypto_dev_close, .dev_infos_get = mlx5_crypto_dev_infos_get, .stats_get = NULL,