From patchwork Wed Oct 6 12:09:36 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tal Shnaiderman X-Patchwork-Id: 100627 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C6063A0C41; Wed, 6 Oct 2021 14:12:02 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id AC34C41478; Wed, 6 Oct 2021 14:10:49 +0200 (CEST) Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2058.outbound.protection.outlook.com [40.107.93.58]) by mails.dpdk.org (Postfix) with ESMTP id 2D9FA41477 for ; Wed, 6 Oct 2021 14:10:48 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=BItUgpw+mY0Bh1rhB1hfCWew4fWJ+DHwN7mAlQqCNhJljiLAjgYOap3C4ntiQ4yvfw/S/NyrM9o/ku6q1qAivlsD/bfZmsJfNck92GREvfwf1uiAX+faroM8YVbtmb744RHoUGVSgL2Z5mfrga05A4eqaM40VHZYC2d+EmaZNel4KDiwv9D7UW4Jv5+p8xFH6zW9hac1dVqOY/TWElFe2rQw0y0THUnOnMEYeCa/H6MOmav6n/MRAzSoKRljZukDsiQfEnEo6QmuNmuAx/EJxb0E/fJHH+c8k0FFdmEuM5VbZMQWY0nnbbNL4VQSaBIZvhPe4+ux3mcdEuXIl6b8Yw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=NfaP1V6ie+XLHr4nT7VV9ufi4pjmiwiYuHYxpgNTujc=; b=KNC6m5fJLggRVYnfGZpIcTb1lMcqjbKuF2++jJjVKj+56qftb5dRJc7nIC3b08ehQZxxhXwIQ/pglFKAq8ZuFqi83C6JtsxVa03zIce0JyS4fo8ZuPxR9s7KqSBwpca6s4V8TQTNYh2aliAPNS0r0xP1ZYVolS7it6yaVg3GztLI0QnjC/93oexyL20GoK8Sq6S/9NfCVO57yHvm8ejSLPEDWeOGl6OJlXW99xmIGKYMIKTMUiHN2Sa+mJBnZKSSM89aJkdUx4OZ3LlfXJB4vmBRSck97bNQf+CIrvflm7qfN5oLoooLzEwzibj5vRpeP45k+Aez/nGkr3wnD984xg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=NfaP1V6ie+XLHr4nT7VV9ufi4pjmiwiYuHYxpgNTujc=; b=l48Vbyq9sL4EpGNg5zsw1O2uotm77YgrKIt7YOcUv55FBbEqzPz0yrVVKAksLA3MyG7V2hWzDFbW25c8NhJDak0hl+SubUOfS7xJRlX4UR4p7QWJUf01IM7n7AhEz9OunP7B/PGOpXt69501EYO6z6/u+zyvmFh6PNrk72GKE3UHImmI62sBFYinsqh355NJjjeNjjio47VqNKFUJ3DWIf/lEcPs1+0/Ax/vhKDi1WhL/NCYL589E36r8WxsDiBp/dGnHJHeeTZSMvM2qcHVtSql4vgHMObsrXyKnNerVJp5doV2J2/SC7y6SXxh8Y3qUhva+gFdI+tVN9ncooBvDA== Received: from DS7PR03CA0027.namprd03.prod.outlook.com (2603:10b6:5:3b8::32) by CY4PR12MB1733.namprd12.prod.outlook.com (2603:10b6:903:11d::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4587.18; Wed, 6 Oct 2021 12:10:46 +0000 Received: from DM6NAM11FT017.eop-nam11.prod.protection.outlook.com (2603:10b6:5:3b8:cafe::b5) by DS7PR03CA0027.outlook.office365.com (2603:10b6:5:3b8::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4566.17 via Frontend Transport; Wed, 6 Oct 2021 12:10:46 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed) header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT017.mail.protection.outlook.com (10.13.172.145) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4587.18 via Frontend Transport; Wed, 6 Oct 2021 12:10:46 +0000 Received: from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Wed, 6 Oct 2021 12:10:43 +0000 From: Tal Shnaiderman To: CC: , , , , , , , Date: Wed, 6 Oct 2021 15:09:36 +0300 Message-ID: <20211006120945.6612-4-talshn@nvidia.com> X-Mailer: git-send-email 2.16.1.windows.4 In-Reply-To: <20211006120945.6612-1-talshn@nvidia.com> References: <20211006120945.6612-1-talshn@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.6] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: c71ae8d8-bfad-44da-0096-08d988c253f1 X-MS-TrafficTypeDiagnostic: CY4PR12MB1733: X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:5516; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: mrfPuE078efwKXop/YKAxvRYujk9W7wdpqghOkLm72uambZIDli5N9VfrqEBeyTFTtaSW87FzpJHf8aoPJNEo2TAm4DrBdwQOcq9LsC8l4bwuM+q8jb6wLUtP3yjlHs2geRXVVdd81724XphjZGP6uNP2AUa0TywfNnbE4ouBZVmUYTDRiFjFf2+AQI+3mWlAH7901VvJtdrFRdw6eqwLcg4CZOBpjeOpiYuceilRxz0fRE5S/NataO0d+EKJB0mFujJcvNcfEUd+qgtr/hOOJ3GpgUY3P/gt+2TT7QugfZSvhO2YBZ9pTvVCC1zEuLmRcIEbjjs5j0d02e8WmLFPWgoGcDO8EgC36peyPSd8gJwzLVY2heSX2FOVyYarXnfxdf4Dzt/y52Wpb/b7Ldl+BhCrgDUoaEpWjWpEtTo+OTJZ3UiObp7onWKBukjJhRcsbXBS+w+O32i1rpCFPdqmtoD/hvBNOefPWgiIKTFxmj+DA40G0KgAFDp66SBI3bChrByOIBSO0mJ6GHSiQUE7YpTdYqJs6BK06eaWP4+t0DBLCW64eFKFU1bI5tU/C6teBtjMd83XhzQxgQAqyDtqcRrdGBPk+5QiBSAxCZJdhGD8kUtiu1oAmAp2oIApesALvhvZHh2JEkMee6Z64JKf/KUkD7shvDK92YCuKNjWHULplWGPhOxjDS/ze9cou7Yc+Wk3uITRNRVFA69IJsDzA== X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(46966006)(36840700001)(508600001)(6666004)(8936002)(316002)(4326008)(83380400001)(426003)(107886003)(6286002)(7636003)(54906003)(55016002)(86362001)(2616005)(6916009)(356005)(70586007)(47076005)(36860700001)(7696005)(186003)(8676002)(336012)(1076003)(16526019)(82310400003)(26005)(36756003)(2906002)(70206006)(5660300002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Oct 2021 12:10:46.1892 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c71ae8d8-bfad-44da-0096-08d988c253f1 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT017.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY4PR12MB1733 Subject: [dpdk-dev] [PATCH 03/12] net/mlx5: query software parsing support on Windows X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" Query software parsing supported on the NIC. Save the offloads values in a config parameter. This is needed for the outer IPv4 checksum and IP and UPD tunneled packet TSO support. Signed-off-by: Tal Shnaiderman Acked-by: Matan Azrad --- drivers/net/mlx5/mlx5.c | 16 ++++++++++++++++ drivers/net/mlx5/mlx5.h | 2 ++ drivers/net/mlx5/windows/mlx5_os.c | 6 +++++- drivers/net/mlx5/windows/mlx5_os.h | 6 ++++++ 4 files changed, 29 insertions(+), 1 deletion(-) diff --git a/drivers/net/mlx5/mlx5.c b/drivers/net/mlx5/mlx5.c index 45ccfe2784..add07db755 100644 --- a/drivers/net/mlx5/mlx5.c +++ b/drivers/net/mlx5/mlx5.c @@ -950,6 +950,22 @@ mlx5_flex_parser_ecpri_release(struct rte_eth_dev *dev) prf->obj = NULL; } +uint32_t +mlx5_get_supported_sw_parsing_offloads(const struct mlx5_hca_attr *attr) +{ + uint32_t sw_parsing_offloads = 0; + + if (attr->swp) { + sw_parsing_offloads |= MLX5_SW_PARSING_CAP; + if (attr->swp_csum) + sw_parsing_offloads |= MLX5_SW_PARSING_CSUM_CAP; + + if (attr->swp_lso) + sw_parsing_offloads |= MLX5_SW_PARSING_TSO_CAP; + } + return sw_parsing_offloads; +} + /* * Allocate Rx and Tx UARs in robust fashion. * This routine handles the following UAR allocation issues: diff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h index edb4f26d42..0694927457 100644 --- a/drivers/net/mlx5/mlx5.h +++ b/drivers/net/mlx5/mlx5.h @@ -1828,5 +1828,7 @@ int mlx5_aso_ct_query_by_wqe(struct mlx5_dev_ctx_shared *sh, struct rte_flow_action_conntrack *profile); int mlx5_aso_ct_available(struct mlx5_dev_ctx_shared *sh, struct mlx5_aso_ct_action *ct); +uint32_t +mlx5_get_supported_sw_parsing_offloads(const struct mlx5_hca_attr *attr); #endif /* RTE_PMD_MLX5_H_ */ diff --git a/drivers/net/mlx5/windows/mlx5_os.c b/drivers/net/mlx5/windows/mlx5_os.c index 26fa927039..1e258e044e 100644 --- a/drivers/net/mlx5/windows/mlx5_os.c +++ b/drivers/net/mlx5/windows/mlx5_os.c @@ -169,6 +169,8 @@ mlx5_os_get_dev_attr(void *ctx, struct mlx5_dev_attr *device_attr) device_attr->max_rwq_indirection_table_size = 1 << hca_attr.rss_ind_tbl_cap; } + device_attr->sw_parsing_offloads = + mlx5_get_supported_sw_parsing_offloads(&hca_attr); pv_iseg = mlx5_glue->query_hca_iseg(mlx5_ctx, &cb_iseg); if (pv_iseg == NULL) { DRV_LOG(ERR, "Failed to get device hca_iseg"); @@ -393,7 +395,9 @@ mlx5_dev_spawn(struct rte_device *dpdk_dev, } DRV_LOG(DEBUG, "MPW isn't supported"); mlx5_os_get_dev_attr(sh->ctx, &device_attr); - config->swp = 0; + config->swp = device_attr.sw_parsing_offloads & + (MLX5_SW_PARSING_CAP | MLX5_SW_PARSING_CSUM_CAP | + MLX5_SW_PARSING_TSO_CAP); config->ind_table_max_size = sh->device_attr.max_rwq_indirection_table_size; cqe_comp = 0; diff --git a/drivers/net/mlx5/windows/mlx5_os.h b/drivers/net/mlx5/windows/mlx5_os.h index 7fe41d4e90..6de683357c 100644 --- a/drivers/net/mlx5/windows/mlx5_os.h +++ b/drivers/net/mlx5/windows/mlx5_os.h @@ -16,4 +16,10 @@ enum { #define MLX5_NAMESIZE MLX5_FS_NAME_MAX +enum mlx5_sw_parsing_offloads { + MLX5_SW_PARSING_CAP = 1 << 0, + MLX5_SW_PARSING_CSUM_CAP = 1 << 1, + MLX5_SW_PARSING_TSO_CAP = 1 << 2, +}; + #endif /* RTE_PMD_MLX5_OS_H_ */