From patchwork Fri Oct 22 15:45:57 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Francis Kelly X-Patchwork-Id: 102678 X-Patchwork-Delegate: thomas@monjalon.net Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id A01FAA0C43; Fri, 22 Oct 2021 17:48:34 +0200 (CEST) Received: from [217.70.189.124] (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 814414120B; Fri, 22 Oct 2021 17:48:17 +0200 (CEST) Received: from NAM11-BN8-obe.outbound.protection.outlook.com (mail-bn8nam11on2042.outbound.protection.outlook.com [40.107.236.42]) by mails.dpdk.org (Postfix) with ESMTP id 4824841211 for ; Fri, 22 Oct 2021 17:48:12 +0200 (CEST) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=M0E97uu/KgW7L5MDVPVksSWbY+VVoGtH6KG+g9VsaN/pX15maX4KrUoAdl9noDHxw9ixL+HOe16NVSGWvZX0MXzAaKA+6qRoxoJlldEiXvkF03awtpusqhq8NemJN6GtSw7sMjtIuOm8c69KnYscgbbDk+3aq3YxK/RF3kiCh9J/YYLKq16qC+SY2watmRomT6zOZigvrZqJB4MkQTnpxyAkmbsXtnkV12mpral7oWRsEw6wToOObOASFrIndvDpiKQOL8Uhi0arjruG32STjasz9Knn3aw6uv1zh57epI/fVnuoSYNdsWBnLsMM4ILkGgH6JOHhsEaXPO9tl7ISig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qYgsELdDDI772Sh5rdeKI09gbHL0RIPo2lxdUbMMbqU=; b=LMtbDCauujGEtY4jimqXdtcOsybfVneUbLE0ScVp/geB4Uo4+40hoNyB1eVmWJFbCsmx0T8gNacSmeW+/Rh2mK5AVJHo0He0//1pdJ1lvjMuS/KcsZkYy5sF6SgVeXyL//z6cXyL5FPu/+5NrnIT16pgwejEWJ7WHmOECjvPtV9qXg6orhp+wP55bYTVmjiuaF6gJ72UDkuXltvxTpns7qj1bsXlq3Kiz/BY83lM4y5POBDIxY5qQJsjX/jTNCA0L2N01lHtBexODay2tyBa55PciDW+NcZUb3N/WihJrfgE9B8CAutiFXuQui5c0OxmyeZuJ7lvjvLtHzHDDEz6EA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qYgsELdDDI772Sh5rdeKI09gbHL0RIPo2lxdUbMMbqU=; b=QZ4w+yAqxAM2OQ9fIrMq5kHqt1yPKK1pxEmsG3XYfrYSt3mQBD/w5jRhhpxijisnCaS/d94DyUCPJfsTnoT/modIpG15qXxEGs/keDXENmOqr6rsoDwNpftNx5VR7uobNFfBbJtJLpwtUaeaYCubp7q6+ikrBXXno06OFBgAOAO4MHS7haes+EbHTWd+6i3bxz2mYcdJ0vF5k+Qo/+UpFrp7EKyGHTGultMRkzeXP5J5a9LF6yqokYbyflxNm2zo7PfuvKcs843jr9OOuJElvoFYi1jOkONWKLC7cOZwLXOSVCoI1kSNad32OzVPnLA3PvlNRuqO0EJ2+XA7rTP8PA== Received: from DM6PR11CA0040.namprd11.prod.outlook.com (2603:10b6:5:14c::17) by BYAPR12MB3078.namprd12.prod.outlook.com (2603:10b6:a03:a8::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4628.18; Fri, 22 Oct 2021 15:48:05 +0000 Received: from DM6NAM11FT014.eop-nam11.prod.protection.outlook.com (2603:10b6:5:14c:cafe::5f) by DM6PR11CA0040.outlook.office365.com (2603:10b6:5:14c::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4628.16 via Frontend Transport; Fri, 22 Oct 2021 15:48:05 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.112.34) smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed) header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.112.34 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.112.34; helo=mail.nvidia.com; Received: from mail.nvidia.com (216.228.112.34) by DM6NAM11FT014.mail.protection.outlook.com (10.13.173.132) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4628.16 via Frontend Transport; Fri, 22 Oct 2021 15:48:05 +0000 Received: from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Fri, 22 Oct 2021 15:48:02 +0000 From: Francis Kelly To: , Ori Kam CC: , , Date: Fri, 22 Oct 2021 15:45:57 +0000 Message-ID: <20211022154600.2180938-7-fkelly@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20211022154600.2180938-1-fkelly@nvidia.com> References: <20211022154600.2180938-1-fkelly@nvidia.com> MIME-Version: 1.0 X-Originating-IP: [172.20.187.6] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: a9ffde78-13b5-4226-33d5-08d9957356ab X-MS-TrafficTypeDiagnostic: BYAPR12MB3078: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:7219; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 8Qn2Ojs478+KO5m8LLOrMy6+cxR6qjqvdQzczE3i/MsqcKhV7R16Q73JN9/J02lw6jCqqGQWQwVPxb9lq/Jz47BieDsDX8p4W7WS9OSc+OOnKkNN6PNzR0PmQ/A4vSPOr9E0yFOkwv7amWpY3Oakkc9dXG1+bOgVfpUmKJcaPH7w4Vrg1t0wRwfU0e5jb7z0YuZT1Aay6ZHsxoZIcpuxrexWDjhEAIpcTWfiHtj3zAsxbhCVziXwnDQDcHeBl0drfMK/dfCY5GTVwNN9URk6zB4cww3HdOxraIMV6pW403LUjj2pkZ6K/jdK8x424fsD2MSEA362M0bfILmlSrKGdlEvUqzMA5epPuD5NkAKbWYQ/aKDzRlyiqLBpngcNQJWPE0i8ZPMYmk+Sshvuu+wzbcTb1bmGK7CEufzOGBgTnG8+YcG00V4AEJNEGGvf3X2OVOSWAHmjgERZR4/nNUqfOZ0IsAjZqIJctmpYAkORVdMgLYqV6vuoxC3WLUSQ2DkfRfUJ7d+/dA9fG9maHGlBYrEBQIuioJ1Eo1AfyxXmeNFoSygnhxjGpJTbi28OFXT9TSAqsBpmg78zMF0oe5uRfkwtAv/w3HQlLvF9r7PGmoWV3JAneusWT97Dtut3C4VNkq0nSKoMgK9aEebfXqal+OWpVPLlhBGK/V9c0H40TUMT9dqC5tsIM1uom6xDP9H X-Forefront-Antispam-Report: CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE; SFS:(4636009)(46966006)(36840700001)(7696005)(1076003)(2906002)(86362001)(5660300002)(70586007)(426003)(82310400003)(36756003)(36860700001)(47076005)(54906003)(16526019)(26005)(336012)(2616005)(186003)(6666004)(6636002)(356005)(4326008)(508600001)(7636003)(55016002)(70206006)(8936002)(110136005)(8676002)(36906005)(6286002)(316002)(30864003)(83380400001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Oct 2021 15:48:05.6014 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a9ffde78-13b5-4226-33d5-08d9957356ab X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT014.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR12MB3078 Subject: [dpdk-dev] [PATCH 07/10] regex/mlx5: removed redundant rxp csr file X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Sender: "dev" The mlx5_rxp_csrs.h file has been deprecated as its contents has now been moved to FW. Signed-off-by: Francis Kelly Acked-by: Ori Kam --- drivers/regex/mlx5/mlx5_regex.c | 1 - drivers/regex/mlx5/mlx5_regex_control.c | 1 - drivers/regex/mlx5/mlx5_rxp.c | 1 - drivers/regex/mlx5/mlx5_rxp.h | 1 + drivers/regex/mlx5/mlx5_rxp_csrs.h | 342 ------------------------ 5 files changed, 1 insertion(+), 345 deletions(-) delete mode 100644 drivers/regex/mlx5/mlx5_rxp_csrs.h diff --git a/drivers/regex/mlx5/mlx5_regex.c b/drivers/regex/mlx5/mlx5_regex.c index d58851d41d..49ef6fb212 100644 --- a/drivers/regex/mlx5/mlx5_regex.c +++ b/drivers/regex/mlx5/mlx5_regex.c @@ -19,7 +19,6 @@ #include "mlx5_regex.h" #include "mlx5_regex_utils.h" -#include "mlx5_rxp_csrs.h" #define MLX5_REGEX_DRIVER_NAME regex_mlx5 diff --git a/drivers/regex/mlx5/mlx5_regex_control.c b/drivers/regex/mlx5/mlx5_regex_control.c index 1783df923c..3e0a0cdd71 100644 --- a/drivers/regex/mlx5/mlx5_regex_control.c +++ b/drivers/regex/mlx5/mlx5_regex_control.c @@ -22,7 +22,6 @@ #include "mlx5_regex.h" #include "mlx5_regex_utils.h" -#include "mlx5_rxp_csrs.h" #include "mlx5_rxp.h" #define MLX5_REGEX_NUM_WQE_PER_PAGE (4096/64) diff --git a/drivers/regex/mlx5/mlx5_rxp.c b/drivers/regex/mlx5/mlx5_rxp.c index 59c68544ad..dbd632fc74 100644 --- a/drivers/regex/mlx5/mlx5_rxp.c +++ b/drivers/regex/mlx5/mlx5_rxp.c @@ -17,7 +17,6 @@ #include "mlx5_regex.h" #include "mlx5_regex_utils.h" -#include "mlx5_rxp_csrs.h" #include "mlx5_rxp.h" #define MLX5_REGEX_MAX_MATCHES MLX5_RXP_MAX_MATCHES diff --git a/drivers/regex/mlx5/mlx5_rxp.h b/drivers/regex/mlx5/mlx5_rxp.h index 254e9cfa2b..315e3b4ca3 100644 --- a/drivers/regex/mlx5/mlx5_rxp.h +++ b/drivers/regex/mlx5/mlx5_rxp.h @@ -5,6 +5,7 @@ #ifndef RTE_PMD_MLX5_REGEX_RXP_H_ #define RTE_PMD_MLX5_REGEX_RXP_H_ +#define MLX5_RXP_BF2_IDENTIFIER 0x0 #define MLX5_RXP_MAX_JOB_LENGTH 16384 #define MLX5_RXP_MAX_SUBSETS 4095 #define MLX5_RXP_CSR_NUM_ENTRIES 31 diff --git a/drivers/regex/mlx5/mlx5_rxp_csrs.h b/drivers/regex/mlx5/mlx5_rxp_csrs.h deleted file mode 100644 index 08cb6f3261..0000000000 --- a/drivers/regex/mlx5/mlx5_rxp_csrs.h +++ /dev/null @@ -1,342 +0,0 @@ -/* SPDX-License-Identifier: BSD-3-Clause - * Copyright 2020 Mellanox Technologies, Ltd - */ - -#ifndef _MLX5_RXP_CSRS_H_ -#define _MLX5_RXP_CSRS_H_ - -/* BF types */ -#define MLX5_RXP_BF2_IDENTIFIER 0x0 - -/* - * Common to all RXP implementations - */ -#define MLX5_RXP_CSR_BASE_ADDRESS 0x0000ul -#define MLX5_RXP_RTRU_CSR_BASE_ADDRESS 0x0100ul -#define MLX5_RXP_STATS_CSR_BASE_ADDRESS 0x0200ul -#define MLX5_RXP_ROYALTY_CSR_BASE_ADDRESS 0x0600ul - -#define MLX5_RXP_CSR_WIDTH 4 - -/* This is the identifier we expect to see in the first RXP CSR */ -#define MLX5_RXP_IDENTIFIER 0x5254 - -/* Hyperion specific BAR0 offsets */ -#define MLX5_RXP_FPGA_BASE_ADDRESS 0x0000ul -#define MLX5_RXP_PCIE_BASE_ADDRESS 0x1000ul -#define MLX5_RXP_IDMA_BASE_ADDRESS 0x2000ul -#define MLX5_RXP_EDMA_BASE_ADDRESS 0x3000ul -#define MLX5_RXP_SYSMON_BASE_ADDRESS 0xf300ul -#define MLX5_RXP_ISP_CSR_BASE_ADDRESS 0xf400ul - -/* Offset to the RXP common 4K CSR space */ -#define MLX5_RXP_PCIE_CSR_BASE_ADDRESS 0xf000ul - -/* FPGA CSRs */ - -#define MLX5_RXP_FPGA_VERSION (MLX5_RXP_FPGA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 0) - -/* PCIe CSRs */ -#define MLX5_RXP_PCIE_INIT_ISR (MLX5_RXP_PCIE_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 0) -#define MLX5_RXP_PCIE_INIT_IMR (MLX5_RXP_PCIE_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 1) -#define MLX5_RXP_PCIE_INIT_CFG_STAT (MLX5_RXP_PCIE_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 2) -#define MLX5_RXP_PCIE_INIT_FLR (MLX5_RXP_PCIE_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 3) -#define MLX5_RXP_PCIE_INIT_CTRL (MLX5_RXP_PCIE_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 4) - -/* IDMA CSRs */ -#define MLX5_RXP_IDMA_ISR (MLX5_RXP_IDMA_BASE_ADDRESS + MLX5_RXP_CSR_WIDTH * 0) -#define MLX5_RXP_IDMA_IMR (MLX5_RXP_IDMA_BASE_ADDRESS + MLX5_RXP_CSR_WIDTH * 1) -#define MLX5_RXP_IDMA_CSR (MLX5_RXP_IDMA_BASE_ADDRESS + MLX5_RXP_CSR_WIDTH * 4) -#define MLX5_RXP_IDMA_CSR_RST_MSK 0x0001 -#define MLX5_RXP_IDMA_CSR_PDONE_MSK 0x0002 -#define MLX5_RXP_IDMA_CSR_INIT_MSK 0x0004 -#define MLX5_RXP_IDMA_CSR_EN_MSK 0x0008 -#define MLX5_RXP_IDMA_QCR (MLX5_RXP_IDMA_BASE_ADDRESS + MLX5_RXP_CSR_WIDTH * 5) -#define MLX5_RXP_IDMA_QCR_QAVAIL_MSK 0x00FF -#define MLX5_RXP_IDMA_QCR_QEN_MSK 0xFF00 -#define MLX5_RXP_IDMA_DCR (MLX5_RXP_IDMA_BASE_ADDRESS + MLX5_RXP_CSR_WIDTH * 6) -#define MLX5_RXP_IDMA_DWCTR (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 7) -#define MLX5_RXP_IDMA_DWTOR (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 8) -#define MLX5_RXP_IDMA_PADCR (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 9) -#define MLX5_RXP_IDMA_DFCR (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 10) -#define MLX5_RXP_IDMA_FOFLR0 (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 16) -#define MLX5_RXP_IDMA_FOFLR1 (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 17) -#define MLX5_RXP_IDMA_FOFLR2 (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 18) -#define MLX5_RXP_IDMA_FUFLR0 (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 24) -#define MLX5_RXP_IDMA_FUFLR1 (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 25) -#define MLX5_RXP_IDMA_FUFLR2 (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 26) - -#define MLX5_RXP_IDMA_QCSR_BASE (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 128) -#define MLX5_RXP_IDMA_QCSR_RST_MSK 0x0001 -#define MLX5_RXP_IDMA_QCSR_PDONE_MSK 0x0002 -#define MLX5_RXP_IDMA_QCSR_INIT_MSK 0x0004 -#define MLX5_RXP_IDMA_QCSR_EN_MSK 0x0008 -#define MLX5_RXP_IDMA_QDPTR_BASE (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 192) -#define MLX5_RXP_IDMA_QTPTR_BASE (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 256) -#define MLX5_RXP_IDMA_QDRPTR_BASE (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 320) -#define MLX5_RXP_IDMA_QDRALR_BASE (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 384) -#define MLX5_RXP_IDMA_QDRAHR_BASE (MLX5_RXP_IDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 385) - -/* EDMA CSRs */ -#define MLX5_RXP_EDMA_ISR (MLX5_RXP_EDMA_BASE_ADDRESS + MLX5_RXP_CSR_WIDTH * 0) -#define MLX5_RXP_EDMA_IMR (MLX5_RXP_EDMA_BASE_ADDRESS + MLX5_RXP_CSR_WIDTH * 1) -#define MLX5_RXP_EDMA_CSR (MLX5_RXP_EDMA_BASE_ADDRESS + MLX5_RXP_CSR_WIDTH * 4) -#define MLX5_RXP_EDMA_CSR_RST_MSK 0x0001 -#define MLX5_RXP_EDMA_CSR_PDONE_MSK 0x0002 -#define MLX5_RXP_EDMA_CSR_INIT_MSK 0x0004 -#define MLX5_RXP_EDMA_CSR_EN_MSK 0x0008 -#define MLX5_RXP_EDMA_QCR (MLX5_RXP_EDMA_BASE_ADDRESS + MLX5_RXP_CSR_WIDTH * 5) -#define MLX5_RXP_EDMA_QCR_QAVAIL_MSK 0x00FF -#define MLX5_RXP_EDMA_QCR_QEN_MSK 0xFF00 -#define MLX5_RXP_EDMA_DCR (MLX5_RXP_EDMA_BASE_ADDRESS + MLX5_RXP_CSR_WIDTH * 6) -#define MLX5_RXP_EDMA_DWCTR (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 7) -#define MLX5_RXP_EDMA_DWTOR (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 8) -#define MLX5_RXP_EDMA_DFCR (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 10) -#define MLX5_RXP_EDMA_FOFLR0 (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 16) -#define MLX5_RXP_EDMA_FOFLR1 (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 17) -#define MLX5_RXP_EDMA_FOFLR2 (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 18) -#define MLX5_RXP_EDMA_FUFLR0 (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 24) -#define MLX5_RXP_EDMA_FUFLR1 (MLX5_RXP_EDMA_BASE_ADDRESS +\ - MLX5_RXP_CSR_WIDTH * 25) -#define MLX5_RXP_EDMA_FUFLR2 (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 26) - -#define MLX5_RXP_EDMA_QCSR_BASE (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 128) -#define MLX5_RXP_EDMA_QCSR_RST_MSK 0x0001 -#define MLX5_RXP_EDMA_QCSR_PDONE_MSK 0x0002 -#define MLX5_RXP_EDMA_QCSR_INIT_MSK 0x0004 -#define MLX5_RXP_EDMA_QCSR_EN_MSK 0x0008 -#define MLX5_RXP_EDMA_QTPTR_BASE (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 256) -#define MLX5_RXP_EDMA_QDRPTR_BASE (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 320) -#define MLX5_RXP_EDMA_QDRALR_BASE (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 384) -#define MLX5_RXP_EDMA_QDRAHR_BASE (MLX5_RXP_EDMA_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 385) - -/* Main CSRs */ -#define MLX5_RXP_CSR_IDENTIFIER (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 0) -#define MLX5_RXP_CSR_REVISION (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 1) -#define MLX5_RXP_CSR_CAPABILITY_0 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 2) -#define MLX5_RXP_CSR_CAPABILITY_1 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 3) -#define MLX5_RXP_CSR_CAPABILITY_2 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 4) -#define MLX5_RXP_CSR_CAPABILITY_3 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 5) -#define MLX5_RXP_CSR_CAPABILITY_4 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 6) -#define MLX5_RXP_CSR_CAPABILITY_5 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 7) -#define MLX5_RXP_CSR_CAPABILITY_6 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 8) -#define MLX5_RXP_CSR_CAPABILITY_7 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 9) -#define MLX5_RXP_CSR_STATUS (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 10) -#define MLX5_RXP_CSR_STATUS_INIT_DONE 0x0001 -#define MLX5_RXP_CSR_STATUS_GOING 0x0008 -#define MLX5_RXP_CSR_STATUS_IDLE 0x0040 -#define MLX5_RXP_CSR_STATUS_TRACKER_OK 0x0080 -#define MLX5_RXP_CSR_STATUS_TRIAL_TIMEOUT 0x0100 -#define MLX5_RXP_CSR_FIFO_STATUS_0 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 11) -#define MLX5_RXP_CSR_FIFO_STATUS_1 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 12) -#define MLX5_RXP_CSR_JOB_DDOS_COUNT (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 13) -/* 14 + 15 reserved */ -#define MLX5_RXP_CSR_CORE_CLK_COUNT (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 16) -#define MLX5_RXP_CSR_WRITE_COUNT (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 17) -#define MLX5_RXP_CSR_JOB_COUNT (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 18) -#define MLX5_RXP_CSR_JOB_ERROR_COUNT (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 19) -#define MLX5_RXP_CSR_JOB_BYTE_COUNT0 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 20) -#define MLX5_RXP_CSR_JOB_BYTE_COUNT1 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 21) -#define MLX5_RXP_CSR_RESPONSE_COUNT (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 22) -#define MLX5_RXP_CSR_MATCH_COUNT (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 23) -#define MLX5_RXP_CSR_CTRL (MLX5_RXP_CSR_BASE_ADDRESS + MLX5_RXP_CSR_WIDTH * 24) -#define MLX5_RXP_CSR_CTRL_INIT 0x0001 -#define MLX5_RXP_CSR_CTRL_GO 0x0008 -#define MLX5_RXP_CSR_MAX_MATCH (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 25) -#define MLX5_RXP_CSR_MAX_PREFIX (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 26) -#define MLX5_RXP_CSR_MAX_PRI_THREAD (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 27) -#define MLX5_RXP_CSR_MAX_LATENCY (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 28) -#define MLX5_RXP_CSR_SCRATCH_1 (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 29) -#define MLX5_RXP_CSR_CLUSTER_MASK (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 30) -#define MLX5_RXP_CSR_INTRA_CLUSTER_MASK (MLX5_RXP_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 31) - -/* Runtime Rule Update CSRs */ -/* 0 + 1 reserved */ -#define MLX5_RXP_RTRU_CSR_CAPABILITY (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 2) -/* 3-9 reserved */ -#define MLX5_RXP_RTRU_CSR_STATUS (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 10) -#define MLX5_RXP_RTRU_CSR_STATUS_UPDATE_DONE 0x0002 -#define MLX5_RXP_RTRU_CSR_STATUS_IM_INIT_DONE 0x0010 -#define MLX5_RXP_RTRU_CSR_STATUS_L1C_INIT_DONE 0x0020 -#define MLX5_RXP_RTRU_CSR_STATUS_L2C_INIT_DONE 0x0040 -#define MLX5_RXP_RTRU_CSR_STATUS_EM_INIT_DONE 0x0080 -#define MLX5_RXP_RTRU_CSR_FIFO_STAT (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 11) -/* 12-15 reserved */ -#define MLX5_RXP_RTRU_CSR_CHECKSUM_0 (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 16) -#define MLX5_RXP_RTRU_CSR_CHECKSUM_1 (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 17) -#define MLX5_RXP_RTRU_CSR_CHECKSUM_2 (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 18) -/* 19 + 20 reserved */ -#define MLX5_RXP_RTRU_CSR_RTRU_COUNT (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 21) -#define MLX5_RXP_RTRU_CSR_ROF_REV (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 22) -/* 23 reserved */ -#define MLX5_RXP_RTRU_CSR_CTRL (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 24) -#define MLX5_RXP_RTRU_CSR_CTRL_INIT 0x0001 -#define MLX5_RXP_RTRU_CSR_CTRL_GO 0x0002 -#define MLX5_RXP_RTRU_CSR_CTRL_SIP 0x0004 -#define MLX5_RXP_RTRU_CSR_CTRL_INIT_MODE_MASK (3 << 4) -#define MLX5_RXP_RTRU_CSR_CTRL_INIT_MODE_IM_L1_L2_EM (0 << 4) -#define MLX5_RXP_RTRU_CSR_CTRL_INIT_MODE_IM_L1_L2 (1 << 4) -#define MLX5_RXP_RTRU_CSR_CTRL_INIT_MODE_L1_L2 (2 << 4) -#define MLX5_RXP_RTRU_CSR_CTRL_INIT_MODE_EM (3 << 4) -#define MLX5_RXP_RTRU_CSR_ADDR (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 25) -#define MLX5_RXP_RTRU_CSR_DATA_0 (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 26) -#define MLX5_RXP_RTRU_CSR_DATA_1 (MLX5_RXP_RTRU_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 27) -/* 28-31 reserved */ - -/* Statistics CSRs */ -#define MLX5_RXP_STATS_CSR_CLUSTER (MLX5_RXP_STATS_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 0) -#define MLX5_RXP_STATS_CSR_L2_CACHE (MLX5_RXP_STATS_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 24) -#define MLX5_RXP_STATS_CSR_MPFE_FIFO (MLX5_RXP_STATS_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 25) -#define MLX5_RXP_STATS_CSR_PE (MLX5_RXP_STATS_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 28) -#define MLX5_RXP_STATS_CSR_CP (MLX5_RXP_STATS_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 30) -#define MLX5_RXP_STATS_CSR_DP (MLX5_RXP_STATS_CSR_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 31) - -/* Sysmon Stats CSRs */ -#define MLX5_RXP_SYSMON_CSR_T_FPGA (MLX5_RXP_SYSMON_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 0) -#define MLX5_RXP_SYSMON_CSR_V_VCCINT (MLX5_RXP_SYSMON_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 1) -#define MLX5_RXP_SYSMON_CSR_V_VCCAUX (MLX5_RXP_SYSMON_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 2) -#define MLX5_RXP_SYSMON_CSR_T_U1 (MLX5_RXP_SYSMON_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 20) -#define MLX5_RXP_SYSMON_CSR_I_EDG12V (MLX5_RXP_SYSMON_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 21) -#define MLX5_RXP_SYSMON_CSR_I_VCC3V3 (MLX5_RXP_SYSMON_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 22) -#define MLX5_RXP_SYSMON_CSR_I_VCC2V5 (MLX5_RXP_SYSMON_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 23) -#define MLX5_RXP_SYSMON_CSR_T_U2 (MLX5_RXP_SYSMON_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 28) -#define MLX5_RXP_SYSMON_CSR_I_AUX12V (MLX5_RXP_SYSMON_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 29) -#define MLX5_RXP_SYSMON_CSR_I_VCC1V8 (MLX5_RXP_SYSMON_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 30) -#define MLX5_RXP_SYSMON_CSR_I_VDDR3 (MLX5_RXP_SYSMON_BASE_ADDRESS + \ - MLX5_RXP_CSR_WIDTH * 31) - -/* In Service Programming CSRs */ - -/* RXP-F1 and RXP-ZYNQ specific CSRs */ -#define MLX5_RXP_MQ_CP_BASE (0x0500ul) -#define MLX5_RXP_MQ_CP_CAPABILITY_BASE (MLX5_RXP_MQ_CP_BASE + \ - 2 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXP_MQ_CP_CAPABILITY_0 (MLX5_RXP_MQ_CP_CAPABILITY_BASE + \ - 0 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXP_MQ_CP_CAPABILITY_1 (MLX5_RXP_MQ_CP_CAPABILITY_BASE + \ - 1 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXP_MQ_CP_CAPABILITY_2 (MLX5_RXP_MQ_CP_CAPABILITY_BASE + \ - 2 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXP_MQ_CP_CAPABILITY_3 (MLX5_RXP_MQ_CP_CAPABILITY_BASE + \ - 3 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXP_MQ_CP_FIFO_STATUS_BASE (MLX5_RXP_MQ_CP_BASE + \ - 11 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXP_MQ_CP_FIFO_STATUS_C0 (MLX5_RXP_MQ_CP_FIFO_STATUS_BASE + \ - 0 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXP_MQ_CP_FIFO_STATUS_C1 (MLX5_RXP_MQ_CP_FIFO_STATUS_BASE + \ - 1 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXP_MQ_CP_FIFO_STATUS_C2 (MLX5_RXP_MQ_CP_FIFO_STATUS_BASE + \ - 2 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXP_MQ_CP_FIFO_STATUS_C3 (MLX5_RXP_MQ_CP_FIFO_STATUS_BASE + \ - 3 * MLX5_RXP_CSR_WIDTH) - -/* Royalty tracker / licensing related CSRs */ -#define MLX5_RXPL__CSR_IDENT (MLX5_RXP_ROYALTY_CSR_BASE_ADDRESS + \ - 0 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXPL__IDENTIFIER 0x4c505852 /* MLX5_RXPL_ */ -#define MLX5_RXPL__CSR_CAPABILITY (MLX5_RXP_ROYALTY_CSR_BASE_ADDRESS + \ - 2 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXPL__TYPE_MASK 0xFF -#define MLX5_RXPL__TYPE_NONE 0 -#define MLX5_RXPL__TYPE_MAXIM 1 -#define MLX5_RXPL__TYPE_XILINX_DNA 2 -#define MLX5_RXPL__CSR_STATUS (MLX5_RXP_ROYALTY_CSR_BASE_ADDRESS + \ - 10 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXPL__CSR_IDENT_0 (MLX5_RXP_ROYALTY_CSR_BASE_ADDRESS + \ - 16 * MLX5_RXP_CSR_WIDTH) -#define MLX5_RXPL__CSR_KEY_0 (MLX5_RXP_ROYALTY_CSR_BASE_ADDRESS + \ - 24 * MLX5_RXP_CSR_WIDTH) - -#endif /* _MLX5_RXP_CSRS_H_ */