From patchwork Mon Jan 16 09:39:49 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nithin Dabilpuram X-Patchwork-Id: 122087 X-Patchwork-Delegate: jerinj@marvell.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 00BF9423EE; Mon, 16 Jan 2023 10:41:11 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 4ECA642D18; Mon, 16 Jan 2023 10:41:00 +0100 (CET) Received: from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174]) by mails.dpdk.org (Postfix) with ESMTP id 7E0D442D18 for ; Mon, 16 Jan 2023 10:40:59 +0100 (CET) Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 30G63V30032538 for ; Mon, 16 Jan 2023 01:40:58 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-transfer-encoding : content-type; s=pfpt0220; bh=C+vh43aX5I9QVjvP6QxMYR5GQIdpDBKToO8BNREnU2Y=; b=csIebjYamhFaGHSeHD8KNBsP5FsImZBnE4D8VOvIi3SuFyV65eNYA0QR4CbaXnCNHsjQ SBxJsX6Hauh7Twc9VM26B9NqP2GHA81xa7OtL5ckg2SRHovlGof2SyV9Pz1FZclH/tRU zR2WZM38bexOxrsMR1RRmQctpXNJEe7YIH0cftO+y+nbq3tXvgJiMwgvqyjgL6QSP9oi FhIVsGTqgR7s1Nsj3/iEPDIzrtEZWmhxt/yrlj0rRWiUYJEY5V28nGbRCh7bYACnEo1r fiKw5McZ+2YgPvCDP4WP5svD8jtxMamcIVZzvyd3YLYUCUOsD3EX7S3UD1Oqe6m93A64 sQ== Received: from dc5-exch01.marvell.com ([199.233.59.181]) by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 3n3tmvkujd-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT) for ; Mon, 16 Jan 2023 01:40:58 -0800 Received: from DC5-EXCH02.marvell.com (10.69.176.39) by DC5-EXCH01.marvell.com (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Mon, 16 Jan 2023 01:40:57 -0800 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH02.marvell.com (10.69.176.39) with Microsoft SMTP Server id 15.0.1497.42 via Frontend Transport; Mon, 16 Jan 2023 01:40:57 -0800 Received: from hyd1588t430.caveonetworks.com (unknown [10.29.52.204]) by maili.marvell.com (Postfix) with ESMTP id CCAA13F7054; Mon, 16 Jan 2023 01:40:54 -0800 (PST) From: Nithin Dabilpuram To: , Nithin Dabilpuram , "Kiran Kumar K" , Sunil Kumar Kori , Satha Rao CC: , Rakesh Kudurumalla Subject: [PATCH 4/9] net/cnxk: reset pfc mode and flow control Date: Mon, 16 Jan 2023 15:09:49 +0530 Message-ID: <20230116093954.172938-4-ndabilpuram@marvell.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230116093954.172938-1-ndabilpuram@marvell.com> References: <20230116093954.172938-1-ndabilpuram@marvell.com> MIME-Version: 1.0 X-Proofpoint-ORIG-GUID: pHsf5tYJL7mU_-tedXgADIcP5Z-2twzG X-Proofpoint-GUID: pHsf5tYJL7mU_-tedXgADIcP5Z-2twzG X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.923,Hydra:6.0.562,FMLib:17.11.122.1 definitions=2023-01-16_08,2023-01-13_02,2022-06-22_01 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Rakesh Kudurumalla reset pfc and flow control if pfc mode and flow control are set respectively during unintilization of pf or vf Signed-off-by: Rakesh Kudurumalla --- drivers/net/cnxk/cnxk_ethdev.c | 38 ++++++++++++++++++++-------------- 1 file changed, 23 insertions(+), 15 deletions(-) diff --git a/drivers/net/cnxk/cnxk_ethdev.c b/drivers/net/cnxk/cnxk_ethdev.c index d711eb6b27..22072d29b0 100644 --- a/drivers/net/cnxk/cnxk_ethdev.c +++ b/drivers/net/cnxk/cnxk_ethdev.c @@ -1934,6 +1934,8 @@ cnxk_eth_dev_uninit(struct rte_eth_dev *eth_dev, bool reset) { struct cnxk_eth_dev *dev = cnxk_eth_pmd_priv(eth_dev); const struct eth_dev_ops *dev_ops = eth_dev->dev_ops; + struct cnxk_pfc_cfg *pfc_cfg = &dev->pfc_cfg; + struct cnxk_fc_cfg *fc_cfg = &dev->fc_cfg; struct rte_eth_pfc_queue_conf pfc_conf; struct roc_nix *nix = &dev->nix; struct rte_eth_fc_conf fc_conf; @@ -1957,21 +1959,27 @@ cnxk_eth_dev_uninit(struct rte_eth_dev *eth_dev, bool reset) /* Restore 802.3 Flow control configuration */ memset(&pfc_conf, 0, sizeof(struct rte_eth_pfc_queue_conf)); memset(&fc_conf, 0, sizeof(struct rte_eth_fc_conf)); - fc_conf.mode = RTE_ETH_FC_NONE; - rc = cnxk_nix_flow_ctrl_set(eth_dev, &fc_conf); - - pfc_conf.mode = RTE_ETH_FC_NONE; - for (i = 0; i < RTE_MAX(eth_dev->data->nb_rx_queues, - eth_dev->data->nb_tx_queues); - i++) { - pfc_conf.rx_pause.tc = ROC_NIX_PFC_CLASS_INVALID; - pfc_conf.rx_pause.tx_qid = i; - pfc_conf.tx_pause.tc = ROC_NIX_PFC_CLASS_INVALID; - pfc_conf.tx_pause.rx_qid = i; - rc = cnxk_nix_priority_flow_ctrl_queue_config(eth_dev, - &pfc_conf); - if (rc && rc != -ENOTSUP) - plt_err("Failed to reset PFC. error code(%d)", rc); + if (fc_cfg->rx_pause || fc_cfg->tx_pause) { + fc_conf.mode = RTE_ETH_FC_NONE; + rc = cnxk_nix_flow_ctrl_set(eth_dev, &fc_conf); + if (rc < 0) + plt_err("Failed to reset control flow. error code(%d)", + rc); + } + if (pfc_cfg->rx_pause_en || pfc_cfg->tx_pause_en) { + for (i = 0; i < RTE_MAX(eth_dev->data->nb_rx_queues, + eth_dev->data->nb_tx_queues); + i++) { + pfc_conf.mode = RTE_ETH_FC_NONE; + pfc_conf.rx_pause.tc = ROC_NIX_PFC_CLASS_INVALID; + pfc_conf.rx_pause.tx_qid = i; + pfc_conf.tx_pause.tc = ROC_NIX_PFC_CLASS_INVALID; + pfc_conf.tx_pause.rx_qid = i; + rc = cnxk_nix_priority_flow_ctrl_queue_config(eth_dev, + &pfc_conf); + if (rc && rc != -ENOTSUP) + plt_err("Failed to reset PFC. error code(%d)", rc); + } } /* Disable and free rte_meter entries */