From patchwork Tue Feb 21 07:07:53 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Baum X-Patchwork-Id: 124277 X-Patchwork-Delegate: gakhil@marvell.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 526F741CFA; Tue, 21 Feb 2023 08:08:48 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 330B6431AC; Tue, 21 Feb 2023 08:08:31 +0100 (CET) Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2074.outbound.protection.outlook.com [40.107.244.74]) by mails.dpdk.org (Postfix) with ESMTP id 1107343192 for ; Tue, 21 Feb 2023 08:08:29 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=l5PnsH4fNEyRGDXIgTAFQZOi2pyklvjpNSUYnbvjkYTz4XpVSal/lPqBbeFSEnWZW+bTe4BtLcZkjnWAUJ02tGZGLVjiZIFjl8CfeI1WLn44TXPFZps5ognq6g4jkKa3Bt/SHdqcUCjAGp9OMI9K7WKv4nZUZ07VrnK+DzlZ2zg9vuoactUnSRDJW4fKZyDAjGfHhbd6HomYP5QTuvhoTqmVwzcTyaCLhaVYoAKEKIcSMAULRDSKtPYKt8+qzMP6QJo7OaEqCaLE0zweWQPWzXSPkXBy2+ajgUauwQdVaKkC+SwHMOv5CuTzB5dFo1cIMSzX+9XbVTBPYqQyuatPeQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=vCnEmr37P1LwvfxATcX/2H3lSVB+/OlCnM6SXrCw7Ig=; b=RAMGel72IpITaNqOmDeqFd6mOFschD+VyPjPw7jOJk6uWSYOrKSj9r+DdCwXT7FdGo6Rk8Vh5V1LoRJOPSjYnlSniJjTC9x5XMiutjb2+3nnFbsXz2XPeXZco6MWVDYJ1pcw9+ou+SWd3u0CW9hX09eZLSNtpdnzNt+JOoFvY8hRdiu04wAslFmaEkg6tQXLaCiPBlBy+V3j0zfeP2aCY2ZNd/KoPWYZIJ2TaWpGLfZfr/IVNGoyA4Pid3O07nANUr6jdH2qz/FWCjZnWeNwVJUzv5EpCO9U4jZhzEplfoNdBot2alh5g5ZYj7WshS85JkpEhFaZUfPwUCFtlOWKYQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=vCnEmr37P1LwvfxATcX/2H3lSVB+/OlCnM6SXrCw7Ig=; b=BZBqF3Txz4ZFoQCfBv+gS6PmQ7BnXpknBx8l9NhAA7JRFEQkwUL8mNwUuGgeJuZcXa8t8jDo20qrX8uxNcWk0MwJiEeW+DFr0Zes+P20+5roaBr7jCjX8gbkAqQscIpr2yhQk+f0L/2LWVRpOe9O8Bc4DcrOJFq7o/t7ZoKBFtIQ4h9GWxGzuCseJxZ8lKcOZHXDnGMUzZOfyVTVH5uqno5b3XMQxC0xm104G5vY4z1OkA5dH7fT/7ovnaH2ioKZHnX94b0ac9RmT6hFyyCUjdqRhuvvxW+e+AIOASrjTpVkLcGnrPCLpn9XGof0bmwL5JkEYshyqA/UASOH7c1IyQ== Received: from BN9PR03CA0732.namprd03.prod.outlook.com (2603:10b6:408:110::17) by BL0PR12MB4866.namprd12.prod.outlook.com (2603:10b6:208:1cf::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6111.21; Tue, 21 Feb 2023 07:08:27 +0000 Received: from BN8NAM11FT083.eop-nam11.prod.protection.outlook.com (2603:10b6:408:110:cafe::56) by BN9PR03CA0732.outlook.office365.com (2603:10b6:408:110::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6111.20 via Frontend Transport; Tue, 21 Feb 2023 07:08:27 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by BN8NAM11FT083.mail.protection.outlook.com (10.13.177.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6134.17 via Frontend Transport; Tue, 21 Feb 2023 07:08:27 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Mon, 20 Feb 2023 23:08:12 -0800 Received: from rnnvmail204.nvidia.com (10.129.68.6) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Mon, 20 Feb 2023 23:08:12 -0800 Received: from nvidia.com (10.127.8.13) by mail.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36 via Frontend Transport; Mon, 20 Feb 2023 23:08:10 -0800 From: Michael Baum To: CC: Matan Azrad , Akhil Goyal , "Thomas Monjalon" Subject: [PATCH v3 5/8] compress/mlx5: remove unused variable from priv structure Date: Tue, 21 Feb 2023 09:07:53 +0200 Message-ID: <20230221070756.3070819-6-michaelba@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230221070756.3070819-1-michaelba@nvidia.com> References: <20230202162537.1067595-1-michaelba@nvidia.com> <20230221070756.3070819-1-michaelba@nvidia.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: BN8NAM11FT083:EE_|BL0PR12MB4866:EE_ X-MS-Office365-Filtering-Correlation-Id: 988c1bcb-fb4e-4913-2e84-08db13da6e25 X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: A7KZ+MenPQ4WqixYyJZjlDZLgt9MAEG5m04cdMpIFWfMv0v0+Rol6kn/p1olFsvb/6REkgRjV3WK1GPdNvHr1JCjW2y7f6ky+VS4RBAbNR8SkB4RJV1SII5ec/PJ2bK2nxuwJ4eSeJasu7Lx5mPdem/bNUHaOlcVMdCoRTaim/Rs1Z9xTlqhoiFo8zKL2BprRkH3TxxpSajHSbHJOSS1Ek+b8a36sGSZz34LwWNKq2pbI27THwlMVuyJHDpUdPp3y1P7WCTSEHdor3W4FHnrQOLUW0gfEYTmPHv+Li7O6fuKyOwAP7Qs+AmJzLyt1igJ7WuIbZgJz+dCWRWuZFzfugxBZIGD867Ju8k+M77PyjXjgwURtvhS4G1cOviW/cau9KKX4ybNImsqWZY7Y7b1fBqmQplPGTjB9lcU3XhOMQfVlKBEWyLCtY4wKFcpCps5KvqbBeZpOhWAxg9PQeLbvApClV41HBnI3qWVSiSegKiM/27QOPWjkxVf3GudNxAGTZ8HgWAjKJUSyy8ZJq0WYr/4VEew/hW0egXrEieXgfazNkg2jlrIe+ihJPSMjOSYz6sABEPyHmFrgMgb4xPzdjuPHcUFTc8vqSvR227BxQlz2HWf7t1qa1g3VmMwSp3Cyrca/r/sLARM779x6m0RoLu9X6mVrK405kkaNsqCK2A= X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230025)(4636009)(376002)(346002)(396003)(136003)(39860400002)(451199018)(46966006)(36840700001)(7636003)(36860700001)(82740400003)(2906002)(8936002)(5660300002)(26005)(6286002)(54906003)(82310400005)(83380400001)(41300700001)(336012)(2616005)(36756003)(356005)(47076005)(6916009)(426003)(8676002)(4326008)(70586007)(70206006)(40480700001)(7696005)(86362001)(478600001)(6666004)(186003)(316002)(55016003)(1076003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Feb 2023 07:08:27.2598 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 988c1bcb-fb4e-4913-2e84-08db13da6e25 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT083.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL0PR12MB4866 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org The priv structure has variable named "min_block_size" coming from HCA capabilities. This field isn't used and copied into the priv structure for free. This patch removes this field. Signed-off-by: Michael Baum Acked-by: Matan Azrad --- drivers/compress/mlx5/mlx5_compress.c | 3 --- 1 file changed, 3 deletions(-) diff --git a/drivers/compress/mlx5/mlx5_compress.c b/drivers/compress/mlx5/mlx5_compress.c index 93721d6047..1802a7ba52 100644 --- a/drivers/compress/mlx5/mlx5_compress.c +++ b/drivers/compress/mlx5/mlx5_compress.c @@ -42,8 +42,6 @@ struct mlx5_compress_priv { struct rte_compressdev *compressdev; struct mlx5_common_device *cdev; /* Backend mlx5 device. */ struct mlx5_uar uar; - uint8_t min_block_size; - /* Minimum huffman block size supported by the device. */ struct rte_compressdev_config dev_config; LIST_HEAD(xform_list, mlx5_compress_xform) xform_list; rte_spinlock_t xform_sl; @@ -766,7 +764,6 @@ mlx5_compress_dev_probe(struct mlx5_common_device *cdev, priv->crc32_opaq_offs = crc32_opaq_offset / 4; priv->cdev = cdev; priv->compressdev = compressdev; - priv->min_block_size = attr->compress_min_block_size; if (mlx5_devx_uar_prepare(cdev, &priv->uar) != 0) { rte_compressdev_pmd_destroy(priv->compressdev); return -1;