From patchwork Sun Dec 3 11:25:31 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Baum X-Patchwork-Id: 134758 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 15C024365F; Sun, 3 Dec 2023 12:27:46 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 7AAE240DDC; Sun, 3 Dec 2023 12:26:39 +0100 (CET) Received: from NAM10-MW2-obe.outbound.protection.outlook.com (mail-mw2nam10on2078.outbound.protection.outlook.com [40.107.94.78]) by mails.dpdk.org (Postfix) with ESMTP id EC66E40A81 for ; Sun, 3 Dec 2023 12:26:35 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=TWqZ/Lqy2KlXJOLnQoMSe9ukyab2tDtW6qaMbEK4HDDSi5thJ+HMK5638vrxYTu+FY4583AT1OAWexOUhnwsLgaNJYwH1FEvY1z+gwyXOg4z+cr/LS5fE9R0a7jbGadbt9x4QlPELFsuh3onN6W2sBEyRpR3we2p6hogiT6kEgNbWILxCBJuC/atMC3K5QyemBXF/UvDfblkbrC54WXjuQtJrV0dKTK4POzy5b7rkh9jJ8onWMrt1eaTP5+bldPh57om8rP1k3d/A5/3Z8wTf4Qoip8G5Ton9hUrSfpHDUuLz93THkKjy4UDXqvbKUD/P5+PDk43Q0BwtBOMDIXSzQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sjwCDLYBG3snhzVVSX2oVs+7vcXkWs+RLfp5EWMuP1U=; b=gVW0HC/fVyMeG/zJXqr0LkRl8tQtp9Sxhr45NlS87oSqIy+UmrNUW9BF2jWCcIP0424ms0RMiLHryntwJ0twBSF4s44iZrLE2nIlpW8e3EwJolSBaGUKpp9a9FudPK+B/NmvslMN5YrJpGMTYizjIJDps/aByLh4WYFENAk388FjpXW6sBQFMd7z839FM2IJNuR7XmIrOOwxgTSTtJ1Kdgt4FEp7W9RvsVPvJyhT8Y6KSXiRE54jqp5D7JKiNiR6spGj9oAPMwG4SpUZ9c1pyvZntCGCQOkbULHr9TawrwxR8Hb5BVtqCXV/VvbO2L2esLQIXd4VTfLWD6BuBNlR2Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sjwCDLYBG3snhzVVSX2oVs+7vcXkWs+RLfp5EWMuP1U=; b=Wumsgh9iSkOPY3PuwT840u7EFlr2rJ8g2QGlMOGmw+ZnFN2LPaG4s+VBa1FH5k7tJCFLG1wir23v82MaB/5LJTYxWBK76qXzdAg1YbwUmlae0723YS3ieUC+c4jBUCZIYEjFgAz/A4jw1zEUUanEXUynTGncD5FI3dGSFtIgsFC9wQUF9trvBWz63r3TndVUX+H1QFkUQm4C6lr/hdcwF4wURlBBEMvR+4NrKhDZ49WDcTjdMHvMm7mP7z1fC7QsdWn17Ayreb151FwmEL6rvoCsXZEMNtDXHnnoGZgFNPp5ERqFP/31LPw0tazgd+av7x9ofNQPLV0LeZ6GX/xiDg== Received: from MW4PR04CA0203.namprd04.prod.outlook.com (2603:10b6:303:86::28) by BN9PR12MB5052.namprd12.prod.outlook.com (2603:10b6:408:135::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.32; Sun, 3 Dec 2023 11:26:33 +0000 Received: from CO1PEPF000042AB.namprd03.prod.outlook.com (2603:10b6:303:86:cafe::7f) by MW4PR04CA0203.outlook.office365.com (2603:10b6:303:86::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.30 via Frontend Transport; Sun, 3 Dec 2023 11:26:32 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by CO1PEPF000042AB.mail.protection.outlook.com (10.167.243.40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.20 via Frontend Transport; Sun, 3 Dec 2023 11:26:32 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sun, 3 Dec 2023 03:26:16 -0800 Received: from rnnvmail205.nvidia.com (10.129.68.10) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sun, 3 Dec 2023 03:26:15 -0800 Received: from nvidia.com (10.127.8.13) by mail.nvidia.com (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41 via Frontend Transport; Sun, 3 Dec 2023 03:26:14 -0800 From: Michael Baum To: CC: Matan Azrad , Raslan Darawsheh , Viacheslav Ovsiienko , Ori Kam , Suanming Mou Subject: [PATCH v1 11/23] common/mlx5: add function to query GENEVE TLV option Date: Sun, 3 Dec 2023 13:25:31 +0200 Message-ID: <20231203112543.844014-12-michaelba@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20231203112543.844014-1-michaelba@nvidia.com> References: <20231203112543.844014-1-michaelba@nvidia.com> MIME-Version: 1.0 X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CO1PEPF000042AB:EE_|BN9PR12MB5052:EE_ X-MS-Office365-Filtering-Correlation-Id: a8453175-65ee-4d32-e76e-08dbf3f2b3df X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 3WV3zLDMp7Pwfq6chtPHLn+8C1uPaRoWgKni7PxTjmtJMJ2kLqdo0vZ+KkTBUjeIFxXkryYORZpjihHh/3j5zJPvFRl9Jea5Yb3XIx4D3QqxbTn62o1HizT0pkYmEaaBG7mkvs7aTIonVH8IBMXPub3oi0emHMRQ/FzTS1RxruEUDRMBLyQazojPQaWEez9XCMxyIILPqz/yWk6siTLmFJGYtoU+BD/gr8zFXj8vznMxZr04Gkwk7y+7R3jHsMLH2bQrNdVe0qGVWmNcls6UgvgWQnhu89pNRcqMedsEo9BoZfIBKNWPI/Z9zCk0u/HfW+wLTKH6X3d4yIpKpV/CNwrF3LxWh9MhubyQfwW+M1chaag5kH/PjciqWxFUy7UZlfOgpf/TatGEupL910xn3Y5WrY9FBGAdrsY4t3XmBqhu/EcVbwaxJp7K0Q2GOP+/DLc8dq3bAoPLKL65Dt6noetoJgBk7gxiYJ7sTu2su3xY2cc47xqroQAFES/iLGdH1VRGeP0YzOChHDWAwQwjBWxvPgSnShAV/hjkxZW77b+qCoNxDcpgRngIvNl3safxf8epYvgy8dZoR+6YMpBLbrHwArVKbpv1eB2CxeFwBj2paeMtbG8cmSRD3t1mzgthKozQ/GPyHGqidZTz+EEAK0Z+waq7vTZ4QzyZYzCTkYBsyKEDgztlV11XiapGJHg9tJCNhxjVuI5ElVEfg6ZRWd0GE0l0Rg9CDhsgCx0104dq3arkKPWDZyQR07rl1mDL X-Forefront-Antispam-Report: CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE; SFS:(13230031)(4636009)(346002)(376002)(39860400002)(136003)(396003)(230922051799003)(186009)(451199024)(1800799012)(82310400011)(64100799003)(36840700001)(46966006)(40470700004)(1076003)(426003)(336012)(6286002)(26005)(55016003)(82740400003)(6666004)(478600001)(107886003)(2616005)(7696005)(40480700001)(8936002)(70206006)(70586007)(6916009)(54906003)(4326008)(316002)(8676002)(36860700001)(356005)(7636003)(47076005)(41300700001)(40460700003)(2906002)(5660300002)(86362001)(36756003); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Dec 2023 11:26:32.6925 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a8453175-65ee-4d32-e76e-08dbf3f2b3df X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1PEPF000042AB.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN9PR12MB5052 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Add a new function to query information about GENEVE TLV option parser. Signed-off-by: Michael Baum --- drivers/common/mlx5/mlx5_devx_cmds.c | 50 ++++++++++++++++++++++++++++ drivers/common/mlx5/mlx5_devx_cmds.h | 6 ++++ drivers/common/mlx5/mlx5_prm.h | 5 +++ drivers/common/mlx5/version.map | 1 + 4 files changed, 62 insertions(+) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index 332aebbe57..1fa75cd964 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -2915,6 +2915,56 @@ mlx5_devx_cmd_create_geneve_tlv_option(void *ctx, return geneve_tlv_opt_obj; } +/** + * Query GENEVE TLV option using DevX API. + * + * @param[in] ctx + * Context used to create GENEVE TLV option object. + * @param[in] geneve_tlv_opt_obj + * DevX object of the GENEVE TLV option. + * @param[out] attr + * Pointer to match sample info attributes structure. + * + * @return + * 0 on success, a negative errno otherwise and rte_errno is set. + */ +int +mlx5_devx_cmd_query_geneve_tlv_option(void *ctx, + struct mlx5_devx_obj *geneve_tlv_opt_obj, + struct mlx5_devx_match_sample_info_query_attr *attr) +{ + uint32_t in[MLX5_ST_SZ_DW(general_obj_in_cmd_hdr)] = {0}; + uint32_t out[MLX5_ST_SZ_DW(query_geneve_tlv_option_out)] = {0}; + void *hdr = MLX5_ADDR_OF(query_geneve_tlv_option_out, in, hdr); + void *opt = MLX5_ADDR_OF(query_geneve_tlv_option_out, out, + geneve_tlv_opt); + int ret; + + MLX5_SET(general_obj_in_cmd_hdr, hdr, opcode, + MLX5_CMD_OP_QUERY_GENERAL_OBJECT); + MLX5_SET(general_obj_in_cmd_hdr, hdr, obj_type, + MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT); + MLX5_SET(general_obj_in_cmd_hdr, hdr, obj_id, geneve_tlv_opt_obj->id); + /* Call first query to get sample handle. */ + ret = mlx5_glue->devx_obj_query(geneve_tlv_opt_obj->obj, in, sizeof(in), + out, sizeof(out)); + if (ret) { + DRV_LOG(ERR, "Failed to query GENEVE TLV option using DevX."); + rte_errno = errno; + return -errno; + } + /* Call second query to get sample information. */ + if (MLX5_GET(geneve_tlv_option, opt, sample_id_valid)) { + uint32_t sample_id = MLX5_GET(geneve_tlv_option, opt, + geneve_sample_field_id); + + return mlx5_devx_cmd_match_sample_info_query(ctx, sample_id, + attr); + } + DRV_LOG(DEBUG, "GENEVE TLV option sample isn't valid."); + return 0; +} + int mlx5_devx_cmd_wq_query(void *wq, uint32_t *counter_set_id) { diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h index 1daf2fcca4..6161c275da 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.h +++ b/drivers/common/mlx5/mlx5_devx_cmds.h @@ -794,6 +794,12 @@ struct mlx5_devx_obj * mlx5_devx_cmd_create_geneve_tlv_option(void *ctx, struct mlx5_devx_geneve_tlv_option_attr *attr); +__rte_internal +int +mlx5_devx_cmd_query_geneve_tlv_option(void *ctx, + struct mlx5_devx_obj *geneve_tlv_opt_obj, + struct mlx5_devx_match_sample_info_query_attr *attr); + /** * Create virtio queue counters object DevX API. * diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index 59643a8788..7c36961564 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -3721,6 +3721,11 @@ struct mlx5_ifc_create_geneve_tlv_option_in_bits { struct mlx5_ifc_geneve_tlv_option_bits geneve_tlv_opt; }; +struct mlx5_ifc_query_geneve_tlv_option_out_bits { + struct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr; + struct mlx5_ifc_geneve_tlv_option_bits geneve_tlv_opt; +}; + struct mlx5_ifc_create_rtc_in_bits { struct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr; struct mlx5_ifc_rtc_bits rtc; diff --git a/drivers/common/mlx5/version.map b/drivers/common/mlx5/version.map index 074eed46fd..589a450145 100644 --- a/drivers/common/mlx5/version.map +++ b/drivers/common/mlx5/version.map @@ -54,6 +54,7 @@ INTERNAL { mlx5_devx_cmd_modify_tir; mlx5_devx_cmd_modify_virtq; mlx5_devx_cmd_qp_query_tis_td; + mlx5_devx_cmd_query_geneve_tlv_option; mlx5_devx_cmd_query_hca_attr; mlx5_devx_cmd_query_lag; mlx5_devx_cmd_query_parse_samples;