From patchwork Thu Jan 25 13:30:31 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Baum X-Patchwork-Id: 136154 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id 623C5439C1; Thu, 25 Jan 2024 14:32:36 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id A5A8442E57; Thu, 25 Jan 2024 14:31:28 +0100 (CET) Received: from NAM10-DM6-obe.outbound.protection.outlook.com (mail-dm6nam10on2081.outbound.protection.outlook.com [40.107.93.81]) by mails.dpdk.org (Postfix) with ESMTP id 211DC42E40 for ; Thu, 25 Jan 2024 14:31:27 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=JtbtJ0Pnuh/DzHZQmVcUaoCglwrkDkdrSmOLwDoqWZJmNOpQhlXqPEiDBWVMbPmWqw/pdbv+Z1VCgGZqvl+J9fjl5emya2m04p542rsrg7Gd4NsCVjIVKCjRsfpwJp7oB8/XR3DfpNVuHE6wOqOnH5WIpCOl95k0a+QpGKE6UTd/f6OjjFlIZWTB22zGOKisRXqc+zPX4w13a/4SCKNSh5Jpurj91d2yyv4n5zAZteXwEtIuqPzSPtOZ+pQAr8g+AeCDzpzH7QE2a8vT+zEZMpOyP6HY3rJgHgYJrh/FxMoBoWCVVRFrFTwFtU3OJnmtOcrSeAU9o2SFEBHmjTBcQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=zzZSXlMrLaDT/rkh5hJG/dOnN8IOwAB6AmGRhD5WN34=; b=IEHCD/JAOwgrGOh7kPaLuka9+2hbcY9/xBejxioTZoERRhjDNyhC4Yshj4mHz5nX9Hi1wgmhA2TmGbKu+95TQ4/iL4TyPciibvtCWd+S4kS+9fFF9cjQF0fBh4FUjb2XmzzrYXG5iiKk57lLG2UfQ9Qv1DDzyEGcueBP1K8PZeDvYG1zeGYui6F/hef37iXUIYbJ3vrxI/ihM54/nq1n/6gweOq9qAfd/XjnoaSbub0HwB//7dgMPEcbnRfK4MnldB6B1Ph1+TFIG/clCyxXU7QCyz1DpHr/oomC9FLLcvOX5cmLMhqaUFkzlI30LvgOppKAHWHy9csdlSndf5fkuw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.233) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=zzZSXlMrLaDT/rkh5hJG/dOnN8IOwAB6AmGRhD5WN34=; b=jlYqNhXUbiaYu0QoaJRIHGkGlXGeHhkexnCguT3k23Dfy1u8gmFdIRtPRZxCx92xER4SMy1lFHxSsOavvkpaQESyscRLuShB/WEy9WVC9bktC/88yYg4/pBP6r1G44PFxLTXNXW2ZNgZ0X1KiYww/24G5CaAiaiki7CYCcp3pKKOx6K8UBwpDGBFJ//ZOHfQhlOzfVa2TyutyhEZjMgAbnIfEj3HSZftVGnFgLaXnh0v6MGM6pnSaDlmrXR8013DYS7X3rNZs3WQDjSmfILf5CT3+I2Hf+9y10eCLPQXQQppGz/Yu/Cr4xjUMcdRW0a5otiC4G/gwEYZ03gB9odHSA== Received: from DM6PR02CA0092.namprd02.prod.outlook.com (2603:10b6:5:1f4::33) by SJ0PR12MB7475.namprd12.prod.outlook.com (2603:10b6:a03:48d::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7228.26; Thu, 25 Jan 2024 13:31:24 +0000 Received: from CY4PEPF0000EDD3.namprd03.prod.outlook.com (2603:10b6:5:1f4:cafe::6f) by DM6PR02CA0092.outlook.office365.com (2603:10b6:5:1f4::33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7228.26 via Frontend Transport; Thu, 25 Jan 2024 13:31:24 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.233) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.233 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.233) by CY4PEPF0000EDD3.mail.protection.outlook.com (10.167.241.207) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7228.16 via Frontend Transport; Thu, 25 Jan 2024 13:31:24 +0000 Received: from drhqmail201.nvidia.com (10.126.190.180) by mail.nvidia.com (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Thu, 25 Jan 2024 05:31:17 -0800 Received: from drhqmail202.nvidia.com (10.126.190.181) by drhqmail201.nvidia.com (10.126.190.180) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Thu, 25 Jan 2024 05:31:17 -0800 Received: from nvidia.com (10.127.8.13) by mail.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41 via Frontend Transport; Thu, 25 Jan 2024 05:31:15 -0800 From: Michael Baum To: CC: Matan Azrad , Raslan Darawsheh , Dariusz Sosnowski , Viacheslav Ovsiienko , Ori Kam , Suanming Mou Subject: [PATCH v2 11/23] common/mlx5: add function to query GENEVE TLV option Date: Thu, 25 Jan 2024 15:30:31 +0200 Message-ID: <20240125133043.575860-12-michaelba@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240125133043.575860-1-michaelba@nvidia.com> References: <20231203112543.844014-1-michaelba@nvidia.com> <20240125133043.575860-1-michaelba@nvidia.com> MIME-Version: 1.0 X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EDD3:EE_|SJ0PR12MB7475:EE_ X-MS-Office365-Filtering-Correlation-Id: 63152e10-a7d6-4a6b-df46-08dc1da9ecf0 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ttmtOGfUrFC+sWTd0N7mxJEcWtoKk8kicY1wUpE8i8lZd043xJ8WE0U/wo2g6VfNBQQt2Y0KmqugNNt5LQO41LgOtyN3aBTk2ymR4wrnjng2WrFXeUSwiYeCL97b7+kiL9lNCxMgfYkwXUO6NkfkXdgejphqOzLBAnRTvDp27SztzsU641B+wyVAmIW/7ka4dSX2weqCDZ29he2rfg++InxHfTf3JLfeWW0itFOje/758QrPB0z6BgkkVTYng7Z0dm+x1PhwRAd8tgCJAqqM0E+JXfh3nrqtvrQ90+UDEGQSMvlN8N2oiu5i8Rls6QLmPttuJxfVNkeQK3ZIBEzvc1S6ar3qqBpElzBlg7R8Mm4Tml2sqaQ+04vCbIYYmLCpwIOA1w5MeOrUrlUVFT56nGp5shuU9isPhGHdcZrtHFZSVjOolBPBCOo2yajwY6Qn1qb9FPBiA2eNb10Xc4UWpxhbvvLWeotWQeDv7RjrckTdqixd+53JhBO39MPitBoIsJ0rZDpV2TpuTyaBS1FILBg1qyUfN8C/iy0c3/Y7sa3sHKBHjky13OortvRZY/164Go9oH+nAqtFZchFzv+KHvanR2z3rIJTpkevxXM/e5LosKAXUHJehxvI3VWnvEquHRYRO+l6sj0xQm0P7qRrctSEU7PER2Uuh9qIjYNKVaXXt41UfBsXk4w2DfkZMy3+MNZWtiYrSW/N3PonqwaSEk49Sm1mMZ5eMkdYvkFKx5kh7ZuTDhx2BjDFaBIv6wDV X-Forefront-Antispam-Report: CIP:216.228.118.233; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc7edge2.nvidia.com; CAT:NONE; SFS:(13230031)(4636009)(39860400002)(136003)(396003)(376002)(346002)(230922051799003)(186009)(451199024)(64100799003)(82310400011)(1800799012)(46966006)(36840700001)(40470700004)(7636003)(47076005)(36860700001)(26005)(6286002)(336012)(426003)(41300700001)(5660300002)(4326008)(8936002)(8676002)(478600001)(70586007)(86362001)(70206006)(54906003)(6916009)(316002)(2616005)(107886003)(1076003)(36756003)(2906002)(7696005)(6666004)(55016003)(356005)(82740400003)(40460700003)(40480700001); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Jan 2024 13:31:24.0561 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 63152e10-a7d6-4a6b-df46-08dc1da9ecf0 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.118.233]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EDD3.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR12MB7475 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org Add a new function to query information about GENEVE TLV option parser. Signed-off-by: Michael Baum Acked-by: Suanming Mou --- drivers/common/mlx5/mlx5_devx_cmds.c | 50 ++++++++++++++++++++++++++++ drivers/common/mlx5/mlx5_devx_cmds.h | 6 ++++ drivers/common/mlx5/mlx5_prm.h | 5 +++ drivers/common/mlx5/version.map | 1 + 4 files changed, 62 insertions(+) diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c index 394149d542..9b7ababae7 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.c +++ b/drivers/common/mlx5/mlx5_devx_cmds.c @@ -2918,6 +2918,56 @@ mlx5_devx_cmd_create_geneve_tlv_option(void *ctx, return geneve_tlv_opt_obj; } +/** + * Query GENEVE TLV option using DevX API. + * + * @param[in] ctx + * Context used to create GENEVE TLV option object. + * @param[in] geneve_tlv_opt_obj + * DevX object of the GENEVE TLV option. + * @param[out] attr + * Pointer to match sample info attributes structure. + * + * @return + * 0 on success, a negative errno otherwise and rte_errno is set. + */ +int +mlx5_devx_cmd_query_geneve_tlv_option(void *ctx, + struct mlx5_devx_obj *geneve_tlv_opt_obj, + struct mlx5_devx_match_sample_info_query_attr *attr) +{ + uint32_t in[MLX5_ST_SZ_DW(general_obj_in_cmd_hdr)] = {0}; + uint32_t out[MLX5_ST_SZ_DW(query_geneve_tlv_option_out)] = {0}; + void *hdr = MLX5_ADDR_OF(query_geneve_tlv_option_out, in, hdr); + void *opt = MLX5_ADDR_OF(query_geneve_tlv_option_out, out, + geneve_tlv_opt); + int ret; + + MLX5_SET(general_obj_in_cmd_hdr, hdr, opcode, + MLX5_CMD_OP_QUERY_GENERAL_OBJECT); + MLX5_SET(general_obj_in_cmd_hdr, hdr, obj_type, + MLX5_GENERAL_OBJ_TYPE_GENEVE_TLV_OPT); + MLX5_SET(general_obj_in_cmd_hdr, hdr, obj_id, geneve_tlv_opt_obj->id); + /* Call first query to get sample handle. */ + ret = mlx5_glue->devx_obj_query(geneve_tlv_opt_obj->obj, in, sizeof(in), + out, sizeof(out)); + if (ret) { + DRV_LOG(ERR, "Failed to query GENEVE TLV option using DevX."); + rte_errno = errno; + return -errno; + } + /* Call second query to get sample information. */ + if (MLX5_GET(geneve_tlv_option, opt, sample_id_valid)) { + uint32_t sample_id = MLX5_GET(geneve_tlv_option, opt, + geneve_sample_field_id); + + return mlx5_devx_cmd_match_sample_info_query(ctx, sample_id, + attr); + } + DRV_LOG(DEBUG, "GENEVE TLV option sample isn't valid."); + return 0; +} + int mlx5_devx_cmd_wq_query(void *wq, uint32_t *counter_set_id) { diff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h index 7747c230de..c79f8dc48d 100644 --- a/drivers/common/mlx5/mlx5_devx_cmds.h +++ b/drivers/common/mlx5/mlx5_devx_cmds.h @@ -795,6 +795,12 @@ struct mlx5_devx_obj * mlx5_devx_cmd_create_geneve_tlv_option(void *ctx, struct mlx5_devx_geneve_tlv_option_attr *attr); +__rte_internal +int +mlx5_devx_cmd_query_geneve_tlv_option(void *ctx, + struct mlx5_devx_obj *geneve_tlv_opt_obj, + struct mlx5_devx_match_sample_info_query_attr *attr); + /** * Create virtio queue counters object DevX API. * diff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h index f15e3c2bd7..f64f25dbb7 100644 --- a/drivers/common/mlx5/mlx5_prm.h +++ b/drivers/common/mlx5/mlx5_prm.h @@ -3729,6 +3729,11 @@ struct mlx5_ifc_create_geneve_tlv_option_in_bits { struct mlx5_ifc_geneve_tlv_option_bits geneve_tlv_opt; }; +struct mlx5_ifc_query_geneve_tlv_option_out_bits { + struct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr; + struct mlx5_ifc_geneve_tlv_option_bits geneve_tlv_opt; +}; + struct mlx5_ifc_create_rtc_in_bits { struct mlx5_ifc_general_obj_in_cmd_hdr_bits hdr; struct mlx5_ifc_rtc_bits rtc; diff --git a/drivers/common/mlx5/version.map b/drivers/common/mlx5/version.map index 074eed46fd..589a450145 100644 --- a/drivers/common/mlx5/version.map +++ b/drivers/common/mlx5/version.map @@ -54,6 +54,7 @@ INTERNAL { mlx5_devx_cmd_modify_tir; mlx5_devx_cmd_modify_virtq; mlx5_devx_cmd_qp_query_tis_td; + mlx5_devx_cmd_query_geneve_tlv_option; mlx5_devx_cmd_query_hca_attr; mlx5_devx_cmd_query_lag; mlx5_devx_cmd_query_parse_samples;