From patchwork Thu Jan 25 13:30:36 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Baum X-Patchwork-Id: 136158 X-Patchwork-Delegate: rasland@nvidia.com Return-Path: X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id C35D2439C1; Thu, 25 Jan 2024 14:33:08 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id 52C7142E6D; Thu, 25 Jan 2024 14:31:40 +0100 (CET) Received: from NAM12-MW2-obe.outbound.protection.outlook.com (mail-mw2nam12on2049.outbound.protection.outlook.com [40.107.244.49]) by mails.dpdk.org (Postfix) with ESMTP id 6974042E5B for ; Thu, 25 Jan 2024 14:31:37 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=isrOB96dWNOshIwAWhjjq2/z3CXmUgVBTtm0ISujTQT5n2GyzMJisTSKXZhoLyVZre7vOULnsHMPL0Q8Dh9URjGPvCzXJPpp6ealR4wT79Z0nYWxX87dvj3OrVdJXAs45GcVxX0PwiNY3dpZUiR5FvuSudgiyaRh2HtZAOPDKYz4WBtRr5R7iV4bO1Ihvg+RYHU743lzc3zNerRUldVaTbsatMppYM1pVQz+i9Xbu8gMf1Ynh8KWoRFUM1cxv+inFxKFee6QUan/h4K2EvD6O+aeXiS+b0kD7yjgGHv3x9+fDTf4aGoRIRla9+2VsSO8jjK/pm37jtO1utEK9L7WKA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ZJHXOXhwX7vtoh3CN0qBTC0cS5DEtAAjLo77k2TD3uQ=; b=duK07udlmvQwkHfEM6aTAw8ln68JGFmBRgh3ZMRIGGqIiy/Jk8K+aV/YnRnRnwv0eSeVRMdZHYthP7iajoUnZqdBirpLNtadgoM8NoWpY8pUl6+JbvJhnGDyLZbl1y2OHHUuJOpsZ7MiPz9soaKU2foJAZcMNDqhIQRS7R0c3KkU/xwqEGfBvmYCK7NQYJFZ20o9PHM5VbI3BFGm4iiJs0EyfmxA0n++QJS4SCdga2uzr2xSJirS7O4WveDb9KDC8ah7O86IbrzYOv+oV2Vgrul3BPqKmadI+NhmCGuwngFVP8ak5HpMocTaUJ/wYUlsVUAecrS3BvQaa/fhmzFYgA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.118.232) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ZJHXOXhwX7vtoh3CN0qBTC0cS5DEtAAjLo77k2TD3uQ=; b=BHkzjSQLBYydlKlY17dXnRlQE9EyWgbYrSUgcC0ZdYDeJ7mwgqAV2ZrwfAhU862+UQAV4D+FGpTZzXLpuw3hpIsaJJ9gDGvVy3KVAHBbf3qt4sEVJ4athNj950jDYunSSqx5jrKTrlmvbqOIpXsxBgb+97KvDVCu/maS0D/TqN3x/quiWpnAmo4+Pl+Ry/b10Yufc69XaJBmRbNZSr1Ock6RbbCzMX4tzOoQUOr4OqJ01A5QFGebQdEcWW3Yrla/fgH9e9mmZFLNxQxHaFSc+knsLBlr3QBwE9jJULREHz4V/msSQBcVP65H7jN20mviG4p4hPRaehQf3PGSPdEoNA== Received: from CYZPR02CA0016.namprd02.prod.outlook.com (2603:10b6:930:a1::28) by DS0PR12MB6632.namprd12.prod.outlook.com (2603:10b6:8:d0::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7228.24; Thu, 25 Jan 2024 13:31:34 +0000 Received: from CY4PEPF0000EE3D.namprd03.prod.outlook.com (2603:10b6:930:a1:cafe::5c) by CYZPR02CA0016.outlook.office365.com (2603:10b6:930:a1::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7228.26 via Frontend Transport; Thu, 25 Jan 2024 13:31:34 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.118.232) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.118.232 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.118.232) by CY4PEPF0000EE3D.mail.protection.outlook.com (10.167.242.17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7181.13 via Frontend Transport; Thu, 25 Jan 2024 13:31:34 +0000 Received: from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Thu, 25 Jan 2024 05:31:30 -0800 Received: from drhqmail202.nvidia.com (10.126.190.181) by drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Thu, 25 Jan 2024 05:31:29 -0800 Received: from nvidia.com (10.127.8.13) by mail.nvidia.com (10.126.190.181) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41 via Frontend Transport; Thu, 25 Jan 2024 05:31:27 -0800 From: Michael Baum To: CC: Matan Azrad , Raslan Darawsheh , Dariusz Sosnowski , Viacheslav Ovsiienko , Ori Kam , Suanming Mou , Alex Vesker Subject: [PATCH v2 16/23] net/mlx5/hws: increase hl size for future compatibility Date: Thu, 25 Jan 2024 15:30:36 +0200 Message-ID: <20240125133043.575860-17-michaelba@nvidia.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240125133043.575860-1-michaelba@nvidia.com> References: <20231203112543.844014-1-michaelba@nvidia.com> <20240125133043.575860-1-michaelba@nvidia.com> MIME-Version: 1.0 X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000EE3D:EE_|DS0PR12MB6632:EE_ X-MS-Office365-Filtering-Correlation-Id: 62a1b403-1efc-4d5d-c19c-08dc1da9f307 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: wzuTGS742H9nk48wvFR+DlZPYlO0Zm/u6qYvBOt3hgRgnHHh0r9mHKPS4H6BySVpmdrRD8nsUjyLYTb56TOgzMQhWWWhlINf1lIhirMBAagf72I1/mAuSj35CMF2HkDHEFc/TuLS3pV0HmyhfrFIZFWiLNnPhwL+1oB0FqmiFCN2e5bWZcqmaiE0wjNbMyidQBUeHdRKuqmR1vGRFe/J1Yc+rsetg7Er3Ozplijmuky7spP348gOYK1Qo3B5OE5kYhRPrZFo2ZNjeM6GMIuXgRaUTD8Oix4mNJyQ3K/YuEEa0OaRPWnBE4EW635U6M6lh8V/ABWuzNjoydehI4uwuzKzH4ASvQSwN/Fz2W1s+NI567rn0asGeMDRTnUS2Mn/rQXEDwnClW6WhvbMZt80aDL9ktrvtwq00Pf6tXKHVLCasdRLA0qbQIHekppQ39DAkB6SDpdOJ7e6YX6v0euo271z1ga6FxpSS0tkZfXUKvioiDJ+E/PadzLTe6Th0PdIJnRCK48X4hu3G0YP0rBktqkjxqU66+sqFTDLJjVpnDU4dq5kXeQARufqghB08pBX4SHXcdHjmfp5wmsX8nI5mp1yKPNdyBR8Y/cwVmMHK2hvIXE9OZsc845ebhyLgZqqSNf4bhF9sI9afBiBlxcvvsZtZ3o8svd3FfmXc2sdltFO3geE1MmEq5A/PXKPQqk8ozxUymWS/vtaDEb1zP6afxxqf80XgYMSyO/O+woSD5yEtVExyKB84b6AvZBFc5Cq X-Forefront-Antispam-Report: CIP:216.228.118.232; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc7edge1.nvidia.com; CAT:NONE; SFS:(13230031)(4636009)(346002)(376002)(39860400002)(136003)(396003)(230922051799003)(64100799003)(186009)(451199024)(82310400011)(1800799012)(36840700001)(40470700004)(46966006)(55016003)(40480700001)(83380400001)(41300700001)(40460700003)(86362001)(356005)(36756003)(82740400003)(7636003)(36860700001)(426003)(1076003)(2616005)(107886003)(47076005)(26005)(6286002)(336012)(70206006)(7696005)(316002)(70586007)(6666004)(54906003)(478600001)(2906002)(8676002)(4326008)(6916009)(8936002)(5660300002); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Jan 2024 13:31:34.2880 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 62a1b403-1efc-4d5d-c19c-08dc1da9f307 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.118.232]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000EE3D.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS0PR12MB6632 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: dev-bounces@dpdk.org From: Alex Vesker In some cases we rely on header layout DW offset from FW caps, this is done in case of future HW which may support current flex fields natively, for this we must increase header layout to 255 DWs, which is the limit in current definer creation. Signed-off-by: Alex Vesker Acked-by: Suanming Mou --- drivers/net/mlx5/hws/mlx5dr_definer.h | 6 ++---- 1 file changed, 2 insertions(+), 4 deletions(-) diff --git a/drivers/net/mlx5/hws/mlx5dr_definer.h b/drivers/net/mlx5/hws/mlx5dr_definer.h index 7b7463fc91..f6a3a7ec28 100644 --- a/drivers/net/mlx5/hws/mlx5dr_definer.h +++ b/drivers/net/mlx5/hws/mlx5dr_definer.h @@ -534,10 +534,8 @@ struct mlx5_ifc_definer_hl_bits { u8 unsupported_free_running_timestamp[0x40]; struct mlx5_ifc_definer_hl_flex_parser_bits flex_parser; struct mlx5_ifc_definer_hl_registers_bits registers; - /* struct x ib_l3_extended; */ - /* struct x rwh */ - /* struct x dcceth */ - /* struct x dceth */ + /* Reserved in case header layout on future HW */ + u8 unsupported_reserved[0xd40]; }; enum mlx5dr_definer_gtp {