Message ID | 20240314114220.203241-1-igozlan@nvidia.com (mailing list archive) |
---|---|
State | New |
Delegated to: | Raslan Darawsheh |
Headers |
Return-Path: <dev-bounces@dpdk.org> X-Original-To: patchwork@inbox.dpdk.org Delivered-To: patchwork@inbox.dpdk.org Received: from mails.dpdk.org (mails.dpdk.org [217.70.189.124]) by inbox.dpdk.org (Postfix) with ESMTP id EB95D43CA5; Thu, 14 Mar 2024 12:43:07 +0100 (CET) Received: from mails.dpdk.org (localhost [127.0.0.1]) by mails.dpdk.org (Postfix) with ESMTP id D01ED42E7E; Thu, 14 Mar 2024 12:43:07 +0100 (CET) Received: from NAM11-DM6-obe.outbound.protection.outlook.com (mail-dm6nam11on2079.outbound.protection.outlook.com [40.107.223.79]) by mails.dpdk.org (Postfix) with ESMTP id 63F9E4028C for <dev@dpdk.org>; Thu, 14 Mar 2024 12:43:04 +0100 (CET) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=giu1QkmCuPKngS3poeylpJojtdkXLdWfU7OQjfqyqXq7kcZubYGm/SntadP2NCfWjqbDjlgthxpBfkxYtGkrNIEnSNIRHyajxkYmarFIfvZL0ftq6Qn3R4UyW/8Ei6XGzzeu0LrMrfIJYXDoL+GM3T4DC+v2jkkmMWfH9KYDK+NzT6vsTYKNqyIDAK7TDRjTIpagScLbFBry7vNXnGwaUXl7MCtzvxklRluMzlFl3HGrS0OwWwIJSuYuzavzIVdyExU2wQWMNrI+ncySC9qke+1nlWO51iuFfSbwBxK5b8RJ2oylOaxBOoQ5+/y4ZdjmnsHN3MI1fbmw67dpzk1NEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YO0AWP7UD14uwfYa4MZJbxmUEoBspItSjqhBkvLsW4M=; b=iCIJyOgH3TN7eaA4iZ0MjJZAwHxYhKnzRG4rb/taYomKM6ba2lRlx2ygw8tQL0qH2pyOHaSknvb8bwdwPwIBfSKWJruF5WSjbr5k1czHaZH90D32f+hAe8rtz4IwtFi24baPLMFAEG/GpNwm2l8Ee/hAhQ7HTBPILefgS2X4C9JGrVdPJrSrE7eTUNPpwnVRgO65q+KeTbEcgkxYWRd9jT7dFhfv/awViAEJ3MJW5uPotDlxp85KqGSBczNznvkAxTd4vsP3gHV7A0FulYoHYENan1yO1L1gXdFeT9VEC4ZOFUcPE60l5xHA8/vtDi+J6cQ8S+Rsr8n0nmzUWt+LdQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=YO0AWP7UD14uwfYa4MZJbxmUEoBspItSjqhBkvLsW4M=; b=LJH2/bahZfw5eCuwSBUCAikau/fIzdZmvjRrulAvcBPnb8OmVX9ifox4AWyYtcEgfUMhyp8XFEAbAtm7VKPq1ErHjBzh1bZ2K2wQZIJHKuyAY4ptRwsF++cAjpREJgJRa9s0004X4Y4FInBJni7U7iNKyYrevB9unPPhRoiQUT3p9wsRhOzVyWf+HY9ppUEj9wX9c7HGFJofKhgBCcPnc0redHrXgzeNNqTnZy+LEwuBrpQQW9YS5zs1YbTPaH6/Bd0GfUsUzY0JNYaA618lVdGw6HS6+AvvB+2o+qHDOHqiAw1F0+rSK02cCn5fj0b9ySk0/Npu5foXarGBu5OAWQ== Received: from DM6PR05CA0042.namprd05.prod.outlook.com (2603:10b6:5:335::11) by CY8PR12MB7514.namprd12.prod.outlook.com (2603:10b6:930:92::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7386.20; Thu, 14 Mar 2024 11:43:01 +0000 Received: from CY4PEPF0000E9D7.namprd05.prod.outlook.com (2603:10b6:5:335:cafe::2) by DM6PR05CA0042.outlook.office365.com (2603:10b6:5:335::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7409.7 via Frontend Transport; Thu, 14 Mar 2024 11:43:00 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by CY4PEPF0000E9D7.mail.protection.outlook.com (10.167.241.78) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7386.12 via Frontend Transport; Thu, 14 Mar 2024 11:43:00 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Thu, 14 Mar 2024 04:42:47 -0700 Received: from rnnvmail204.nvidia.com (10.129.68.6) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Thu, 14 Mar 2024 04:42:47 -0700 Received: from nvidia.com (10.127.8.12) by mail.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12 via Frontend Transport; Thu, 14 Mar 2024 04:42:43 -0700 From: Itamar Gozlan <igozlan@nvidia.com> To: <igozlan@nvidia.com>, <erezsh@nvidia.com>, <hamdani@nvidia.com>, <kliteyn@nvidia.com>, <valex@nvidia.com>, <viacheslavo@nvidia.com>, <thomas@monjalon.net>, Dariusz Sosnowski <dsosnowski@nvidia.com>, Ori Kam <orika@nvidia.com>, Suanming Mou <suanmingm@nvidia.com>, Matan Azrad <matan@nvidia.com>, Mark Bloch <mbloch@nvidia.com> CC: <dev@dpdk.org>, <mkashani@nvidia.com> Subject: [PATCH 01/13] net/mlx5/hws: move warn into debug level when needed Date: Thu, 14 Mar 2024 13:42:08 +0200 Message-ID: <20240314114220.203241-1-igozlan@nvidia.com> X-Mailer: git-send-email 2.39.3 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: CY4PEPF0000E9D7:EE_|CY8PR12MB7514:EE_ X-MS-Office365-Filtering-Correlation-Id: b73ec5d6-0266-454a-fd21-08dc441be6cc X-LD-Processed: 43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: yMush/AnRM3f7LAu4VqnSiGBVVAjoigg0mZm9ohh0x/vQBfU/IQQvlNtXg6qqQ/v2Dvcx5uekwI5Wh6zvjkEyxUgXfkP46GKS06kZJWBC54/gppJ5SCT5oo+6PK4dHCp52E3VUi1k2YdIN55v/MEKmhmkHtXNN0gYmmAZYx3kV37ePBFSmNpc8bR3DbrBNMPaWjgVETZqPlfA0ocO+NMF+HJDv/9xoGiv7U447anfRXAgBWQvRwwu1Sa1ZqGKy5eueE4ePYUq96Fd5fQmmHUeS8VvkgWa1SR1HbTc5o1hz5CnYwu4d83Bg314vbex9Us9QQUqAprtvhxFWpsdAdrbu99t7rJ+BFz1TvgHXhoHiU/yvQ531164pTeKuMfrUec3978ow1vZkLj/ZKiWgamTkz4h2mPiofgUW1CClbpjO+jQeknchSyulJt0B0Z0fA7gDxR2annn5MJmH/p/tryqPnevQQuRohuScSI6l1uPzzGUZgPwqqFzmwjPiFJlMeWIaOYDu8nHu9N7J32RssrqeKsqW/VzXFFONL84Db+GowdjxArJ5meMWqlkH1oQTh/NT2AbxBTS7MoE6I+8r+DB7nD8drsdUjQPJlwohGJFmL1/5U9hD1niVzvMMtmXxK4qwUSdOfOVjkEi+ZYKo+Vli6mfVFwbatcSZA8rpKU9H38SKJbV7d6jwI+By8jMqotW2u13UG8Xy01ZctLUgvZbFlCbESE+fihX+Dfn9JesBBFr+h3pMbA2mkj9kMAf+p6R6Q5l1uKkbhTwTGoOU6fDw== X-Forefront-Antispam-Report: CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE; SFS:(13230031)(376005)(82310400014)(1800799015)(36860700004)(921011); DIR:OUT; SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 Mar 2024 11:43:00.5673 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b73ec5d6-0266-454a-fd21-08dc441be6cc X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161]; Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CY4PEPF0000E9D7.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY8PR12MB7514 X-BeenThere: dev@dpdk.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: DPDK patches and discussions <dev.dpdk.org> List-Unsubscribe: <https://mails.dpdk.org/options/dev>, <mailto:dev-request@dpdk.org?subject=unsubscribe> List-Archive: <http://mails.dpdk.org/archives/dev/> List-Post: <mailto:dev@dpdk.org> List-Help: <mailto:dev-request@dpdk.org?subject=help> List-Subscribe: <https://mails.dpdk.org/listinfo/dev>, <mailto:dev-request@dpdk.org?subject=subscribe> Errors-To: dev-bounces@dpdk.org |
Series |
[01/13] net/mlx5/hws: move warn into debug level when needed
|
|
Checks
Context | Check | Description |
---|---|---|
ci/checkpatch | success | coding style OK |
Commit Message
Itamar Gozlan
March 14, 2024, 11:42 a.m. UTC
From: Erez Shitrit <erezsh@nvidia.com> When the user tries to create a matcher and if failed with specific errno (E2BIG) the message will be in debug level and not in warning. It is a part of a feature when the user re-try to insert a new matching depends on that errno, no need the annoying message. Fixes: c55c2bf3533 ("net/mlx5/hws: net/mlx5/hws: add definer layer") Signed-off-by: Erez Shitrit <erezsh@nvidia.com> Acked-by: Matan Azrad <matan@nvidia.com> --- drivers/net/mlx5/hws/mlx5dr_definer.c | 6 +++--- drivers/net/mlx5/hws/mlx5dr_matcher.c | 2 +- 2 files changed, 4 insertions(+), 4 deletions(-)
Comments
Hi, > -----Original Message----- > From: Itamar Gozlan <igozlan@nvidia.com> > Sent: Thursday, March 14, 2024 1:42 PM > To: Itamar Gozlan <igozlan@nvidia.com>; Erez Shitrit <erezsh@nvidia.com>; > Hamdan Agbariya <hamdani@nvidia.com>; Yevgeny Kliteynik > <kliteyn@nvidia.com>; Alex Vesker <valex@nvidia.com>; Slava Ovsiienko > <viacheslavo@nvidia.com>; NBU-Contact-Thomas Monjalon (EXTERNAL) > <thomas@monjalon.net>; Dariusz Sosnowski <dsosnowski@nvidia.com>; Ori > Kam <orika@nvidia.com>; Suanming Mou <suanmingm@nvidia.com>; Matan > Azrad <matan@nvidia.com>; Mark Bloch <mbloch@nvidia.com> > Cc: dev@dpdk.org; Maayan Kashani <mkashani@nvidia.com> > Subject: [PATCH 01/13] net/mlx5/hws: move warn into debug level when > needed > > From: Erez Shitrit <erezsh@nvidia.com> > > When the user tries to create a matcher and if failed with specific errno > (E2BIG) the message will be in debug level and not in warning. > It is a part of a feature when the user re-try to insert a new matching depends > on that errno, no need the annoying message. > > Fixes: c55c2bf3533 ("net/mlx5/hws: net/mlx5/hws: add definer layer") > > Signed-off-by: Erez Shitrit <erezsh@nvidia.com> > Acked-by: Matan Azrad <matan@nvidia.com> Fixed Cc stable on several patches on this series, and reworded the commits Series applied to next-net-mlx, Kindest regards Raslan Darawsheh
18/03/2024 13:56, Raslan Darawsheh: > From: Itamar Gozlan <igozlan@nvidia.com> > > From: Erez Shitrit <erezsh@nvidia.com> > > > > When the user tries to create a matcher and if failed with specific errno > > (E2BIG) the message will be in debug level and not in warning. > > It is a part of a feature when the user re-try to insert a new matching depends > > on that errno, no need the annoying message. > > > > Fixes: c55c2bf3533 ("net/mlx5/hws: net/mlx5/hws: add definer layer") > > > > Signed-off-by: Erez Shitrit <erezsh@nvidia.com> > > Acked-by: Matan Azrad <matan@nvidia.com> > Fixed Cc stable on several patches on this series, and reworded the commits > Series applied to next-net-mlx, There is no cover letter for this series, so we are not able to understand how critical it is, and what is the general intent. Is it supposed to be integrated in the last week of 24.03 release cycle?
Hi, > -----Original Message----- > From: Thomas Monjalon <thomas@monjalon.net> > Sent: Monday, March 18, 2024 4:49 PM > To: Itamar Gozlan <igozlan@nvidia.com>; Erez Shitrit <erezsh@nvidia.com>; > Hamdan Agbariya <hamdani@nvidia.com>; Yevgeny Kliteynik > <kliteyn@nvidia.com>; Alex Vesker <valex@nvidia.com>; Raslan Darawsheh > <rasland@nvidia.com> > Cc: Slava Ovsiienko <viacheslavo@nvidia.com>; Dariusz Sosnowski > <dsosnowski@nvidia.com>; Ori Kam <orika@nvidia.com>; Suanming Mou > <suanmingm@nvidia.com>; Matan Azrad <matan@nvidia.com>; Mark Bloch > <mbloch@nvidia.com>; dev@dpdk.org; Maayan Kashani > <mkashani@nvidia.com> > Subject: Re: [PATCH 01/13] net/mlx5/hws: move warn into debug level when > needed > > 18/03/2024 13:56, Raslan Darawsheh: > > From: Itamar Gozlan <igozlan@nvidia.com> > > > From: Erez Shitrit <erezsh@nvidia.com> > > > > > > When the user tries to create a matcher and if failed with specific > > > errno > > > (E2BIG) the message will be in debug level and not in warning. > > > It is a part of a feature when the user re-try to insert a new > > > matching depends on that errno, no need the annoying message. > > > > > > Fixes: c55c2bf3533 ("net/mlx5/hws: net/mlx5/hws: add definer layer") > > > > > > Signed-off-by: Erez Shitrit <erezsh@nvidia.com> > > > Acked-by: Matan Azrad <matan@nvidia.com> > > Fixed Cc stable on several patches on this series, and reworded the > > commits Series applied to next-net-mlx, > > There is no cover letter for this series, so we are not able to understand how > critical it is, and what is the general intent. > > Is it supposed to be integrated in the last week of 24.03 release cycle? > No, it's not critical for RC4 It's my fault, I'll drop it for now and we'll merge it in the next release cycle only. Kindest regards Raslan Darawsheh
On 19-Mar-24 09:33, Raslan Darawsheh wrote: > Hi, > >> -----Original Message----- >> From: Thomas Monjalon <thomas@monjalon.net> >> >> 18/03/2024 13:56, Raslan Darawsheh: >>> From: Itamar Gozlan <igozlan@nvidia.com> >> >> There is no cover letter for this series, so we are not able to understand how >> critical it is, and what is the general intent. >> >> Is it supposed to be integrated in the last week of 24.03 release cycle? >> > No, it's not critical for RC4 It's my fault, I'll drop it for now and we'll merge it in the next release cycle only. Actually, this series contain a bugfix for a show stopper bug: [DPDK Upstream - Bug SW #3808915] Seg fault on dequeue flow The fix is in patch 10/13: [PATCH 10/13] net/mlx5/hws: fix rule is in resize check -- YK > Kindest regards > Raslan Darawsheh
diff --git a/drivers/net/mlx5/hws/mlx5dr_definer.c b/drivers/net/mlx5/hws/mlx5dr_definer.c index 35a2ed2048..81d0e0e6df 100644 --- a/drivers/net/mlx5/hws/mlx5dr_definer.c +++ b/drivers/net/mlx5/hws/mlx5dr_definer.c @@ -3534,7 +3534,7 @@ mlx5dr_definer_find_best_match_fit(struct mlx5dr_context *ctx, return 0; } - DR_LOG(ERR, "Unable to find supporting match/jumbo definer combination"); + DR_LOG(DEBUG, "Unable to find supporting match/jumbo definer combination"); rte_errno = E2BIG; return rte_errno; } @@ -3689,7 +3689,7 @@ mlx5dr_definer_calc_layout(struct mlx5dr_matcher *matcher, /* Find the match definer layout for header layout match union */ ret = mlx5dr_definer_find_best_match_fit(ctx, match_definer, match_hl); if (ret) { - DR_LOG(ERR, "Failed to create match definer from header layout"); + DR_LOG(DEBUG, "Failed to create match definer from header layout"); goto free_fc; } @@ -4041,7 +4041,7 @@ int mlx5dr_definer_matcher_init(struct mlx5dr_context *ctx, ret = mlx5dr_definer_calc_layout(matcher, &match_layout, &range_layout); if (ret) { - DR_LOG(ERR, "Failed to calculate matcher definer layout"); + DR_LOG(DEBUG, "Failed to calculate matcher definer layout"); return ret; } diff --git a/drivers/net/mlx5/hws/mlx5dr_matcher.c b/drivers/net/mlx5/hws/mlx5dr_matcher.c index 1c64abfa57..1213e7f0ad 100644 --- a/drivers/net/mlx5/hws/mlx5dr_matcher.c +++ b/drivers/net/mlx5/hws/mlx5dr_matcher.c @@ -877,7 +877,7 @@ static int mlx5dr_matcher_bind_mt(struct mlx5dr_matcher *matcher) /* Calculate match, range and hash definers */ ret = mlx5dr_definer_matcher_init(ctx, matcher); if (ret) { - DR_LOG(ERR, "Failed to set matcher templates with match definers"); + DR_LOG(DEBUG, "Failed to set matcher templates with match definers"); return ret; }